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ABSTRACT 
 
 This dissertation presents new circuit architectures and techniques for improving 
several key performances of BiCMOS RFIC building blocks that are used in wireless 
communication and sensing systems operating at millimeter-wave frequencies. The 
developed circuits and front-end module can be employed in concurrent dual-band 
transceivers for communication and sensing systems such as phased array and RFID 
systems. 
New 0.18-µm CMOS dual-bandpass filtering single-pole double-throw (SPDT) 
and transmit/receive (T/R) switches have been developed, and they operate in two 
different frequency bands centered at around 40 and 60 GHz (Design 1) and 24 and 60 
GHz (Designs 2, 3 and 4). Design 1 is a concurrent dual-bandpass filtering T/R switch 
consisting of three SPDT switches based on a 3
rd
 order band-pass filter with shunt 
nMOS transistors as the switching function. Design 2 is a 24/60-GHz concurrent dual-
bandpass T/R switch consisting of dual-band λ/4 LC networks and resonators with shunt 
nMOS transistors as the switching function. Design 3 is a dual-band SPDT and T/R 
switches, which are capable of band-pass filtering as well as separate and concurrent 
switching operations in single/dual-band and transmission/reception. These components 
can act as diplexers with switching functions. Design 4 is a wideband concurrent dual-
band SPDT switch with integrated dual-bandpass filtering, which is configured to make 
it approximately equivalent to a dual-band resonator in the on-state operation. 
 iii 
 
A fully integrated 24/60-GHz concurrent dual-band LNA utilizing a dual-band 
LC circuit has been proposed. The LNA is based on a two-stage cascode topology with 
inductive degeneration. The dual-band LC circuit has the quarter-wavelength 
characteristic at two different frequencies, and it shows the dual pass-band and single 
stop-band characteristics when it is connected to the ground in shunt.  Due to the 
cancellation of the stop-band signal and low-pass response by the LC circuit connected 
to the cascode nodes of the 1
st
 and 2
nd
 stages in the LNA, the LNA presents high stop-
band rejection and good gain balance at 24 and 60 GHz. 
A concurrent dual-band front-end module (FEM) consisting of a 24/60-GHz 
dual-band antenna, a five-port T/R switch, two LNAs and one PA has been proposed. 
The FEM can be employed in systems with dual-polarization, for instance, phased array 
and RFID reader systems. 
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CHAPTER I 
INTRODUCTION 
 
1.1 Introduction and Background 
The rapid emergence of numerous applications of radar, sensing, and wireless 
communications in many areas such as public communications, item management, 
transportation safety, health care, military and etc. has resulted in a substantial 
movement toward novel circuit topologies and techniques with improved performances, 
low cost and high level of integrations using CMOS and BiCMOS technologies. 
Meanwhile, increasing interests in larger bandwidths lead integrated circuits to move 
toward higher frequencies [1]. Also, there are huge amounts of applications in low 
frequencies, and most of the frequencies have been already allocated and used. 
Furthermore, the needs of 5-G wireless frequency bands have been looming large. 
Therefore, applications at higher frequencies such as millimeter-wave (mmW) 
frequencies have more interests in researches. Industrial, Scientific and Medical (ISM) 
bands such as those around 24-GHz band (22–29 GHz), 60-GHz band (57–64 GHz) and 
77-GHz bans (77–81 GHz) at mmW frequencies have been allocated as unlicensed 
frequency bands. Table 1.1 shows advantages, disadvantages, and possible applications 
at the frequencies. Increased bandwidth leads to high data rate communication, which is 
calculated as [2] 
2*log 1
S
C B
N
 
  
 
 [bps] (1.1) 
 2 
 
 
, where C is maximum capacity of the channel, B is bandwidth of the channel, S/N is 
signal-to-noise ratio (SNR).  
 Also, the shorten wavelength at mmW frequencies can lead to the 
miniaturization of the entire communication system. Especially, for antenna design, not 
only an on-chip antenna but also an array antenna can be implemented, and this feature 
can be an important advantage to implement communication systems at mmW 
frequencies beyond the systems implemented at low frequencies. As shown in Table 1.1, 
these inherent characteristics of the mmW frequencies can be employed in a variety of 
applications, e. g. short- and long-distance communication systems, vehicle radar system 
 Table 1.1 
 24, 60 and 77 GHz Frequency Characteristics  
Operating 
Frequency 
Advantages Disadvantages Possible Applications 
24 GHz  
(22–29 GHz) 
-Low attenuation in air 
-High isolation between 
floors 
-Higher data rate 
-Long range possible 
-Less possible antenna on-
chip 
 
-Vehicle anti-collision 
-Vehicle identification 
-Parking management 
-Electronic toll collection 
60 GHz  
(57–64 GHz) 
-High data rate 
-Possible antenna on-chip 
-Spatial isolation 
-Higher implicit security 
-High attenuation in air 
-Only indoor application 
-Interference with home 
networking system 
-High power consumption 
-Indoor application 
-Short range 
communication 
77 GHz  
(77–81 GHz) 
-High directivity possible 
-Possible antenna on-chip 
-Long detection range 
-can be used with car radar 
-Less interference 
-High power consumption -Vehicle anti-collision 
-Vehicle identification 
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(also called Vehicle anti-collision system), and 60-GHz indoor network system. Fig. 1.1 
shows the vehicle radar system and the functions of operating frequencies. In the system, 
24 and 77-GHz frequencies are utilized as short- and long-distance radar 
 
Fig. 1.1. Vehicle radar system. 
 
 
 
 
Fig. 1.2. Air attenuation at microwave and millimeter-wave frequencies. 
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communications, respectively, and for anti-collision systems. The 60 GHz band is a very 
interesting frequency band that has high air attenuations as shown in Fig. 1.2. Due to this 
fact, it is mainly used as short-distance or indoor communications and security solutions 
as shown in Fig. 1.3. Since the bandwidth (BW) of the 60-GHz communication band is 7 
GHz (57–64 GHz), the data rate reaches up to several Gbps. It means that high definition 
uncompressed streaming video, interactive gaming, digital photography, digital home 
movies and data and file transfer are possible, which can lead to a connector free 
platform and a muti-gigbit cloud connectivity.  
 
Fig. 1.3.  Applications for 60-GHz communication systems. 
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Also, the huge 7-GHz BW is used as a high-data rate wireless connectivity such 
Single-
Band
LNA/PA
Single-
Band
ANT
Band 1
Band 1
Multi-
Band
ANT
Multi-
Band
SW
Multi-
Band
LNA
PA
Band N
Band N
Band 1,.. N
Band 1,.. N
 
(a)      (b) 
Fig. 1.4.  Block diagram of a multi-band system: (a) One multi-band system and (b) multiple and 
parallel system operating at different operating frequency bands. 
 
 
 
Table 1.2 
Characteristic Summary of Dual-Frequency Combinations 
 
Frequency  
Combination 
Advantages Disadvantages 
24 / 60 GHz 
- Long and short range communication 
- Direct conversion system  
(Simpler architecture) 
- Difficult on-chip 24-GHz Antenna 
24 / 77 GHz 
- Long range communication - Already used for vehicle anti-collision 
(co-channel interference) 
- Heterodyne structure (complex 
structure) 
- Difficult on-chip 24-GHz Antenna 
60 / 77 GHz 
- Long and short range communication - Already used for vehicle anti-collision 
(co-channel interference) 
- Heterodyne structure (complex 
structure) 
- Very high-Q BPF(Switch) required at 
77 GHz 
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as IEEE 801.11ad for the next-generation WiFi (also call WiGig) and IEEE 802.15.3c 
standards for Wireless Personal Area Network (WPAN) [3].  
Multi-band RF systems in Fig. 1.4(a) have provided numerous advantages and 
have more capabilities as compared to single-band counterparts in Fig. 1.4(b). The 
ability of operating multiple bands increases the diversity of RF systems for sensing and 
communication functions at multiple frequencies. Moreover, achieving concurrent 
functions over multiband enables a single RF system to be used at multiband 
simultaneously – avoiding the need of physically combining separate RF systems, each 
working in an individual band, together, which is difficult (and expensive) to realize in 
practice – particularly when many bands are involved. This leads to improvement in size, 
cost and power consumption. Table 1.2 shows advantages, disadvantages and possible 
applications for possible dual-frequency combinations for dual-band systems. Among 
the frequency combinations, 24- and 60-GHz frequency combination has been selected 
due to their simplicity and versatility for this research. 
In this dissertation, a 24/60-GHz concurrent dual-band BiCMOS front-end 
module applicable to RFID, phased array and communication systems has been 
proposed. Especially, the designs of a switch, a LNA and a front-end module, which 
consists of switch, LNA and PA, will be described in the following sections.  
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1.2 System Description 
1.2.1 A 24/60-GHz Dual-Band Dual-Mode RFID Reader System 
A RFID system fundamentally consists of a RFID reader and a tag. A RFID 
reader transmits signals to a tag, then, the tag back-scatters its information to the reader. 
According to with or without battery in the tag, active and passive RFIDs are classified, 
respectively [4]. In this chapter, the RFID system using dual circular polarization, e. g. 
left- and right-handed circular polarizations, and dual modes, e. g. active and passive 
modes, has been proposed. Operating frequencies are 24 and 60 GHz that are employed 
for active and passive RFID systems, respectively.  
Fig. 1.5 shows the block diagram of the proposed 24/60-GHz dual-band RFID 
reader system with a shared two-port antenna for receiving and transmitting operations. 
While the 24-GHz active RFID system works in separate transmitting (TX) and 
 
Fig. 1.5.  Block diagram of the proposed 24/60-GHz dual-band RFID reader system. 
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receiving (RX) operations, the 60-GHz passive RFID system operates in simultaneous 
TX and RX operations. In passive RFID system, circulator, in which a signal entering 
any port is transmitted to the next port in rotation, is used as a front-end component and 
the circulator should have a low insertion loss and noise figure, and high linearity and 
isolation. Even though on-chip circulators show good isolation, they show poor linearity 
and noise figure [5], [6] and are not desirable for fully integration. Furthermore, signal 
leaked from TX port to RX port can be problematic in passive RFID systems. 
To solve this problem, a TX leakage cancellation (TLC) technique has been 
proposed in the system. The TLC system consists of 24/60-GHz coupler (○1 ), 24/60-
GHz T/R switch (○2 ), 60-GHz phase shifter (○3 ), 60-GHz attenuator (○4 ) and 60-GHz 
combiner (○5 ) as shown in Fig. 1.5. The T/R Switch consists of two 24-GHz and two 60-
GHz SPST switches, which are placed alternately, and has five ports. The T/R switch 
will be described in Sec. 2.4. In the 60-GHz passive RFID operation, transmitted signals 
from PA output are classified as two signals: one is a coupled signal (signal 1 in Fig. 1.5) 
by a coupler (○1 ) and another is a thru signal (signal 2 in Fig. 1.5) via the coupler (○1 ), 
respectively. Although the signal 2 can be leaked from TX port to 60-GHz RX port in 
the T/R switch (○2 ), the signal is attenuated due to high isolation by off-state 24-GHz 
SPST switch between TX port and 60-GHz RX port. Since, however, some of the signal 
2 can also be leaked into the receiver through antenna’s another port without radiating at 
antenna and the signals are amplified by LNA, which can be harmful to the receiver, and 
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the hence leaked signals should be canceled out. To cancel out the leaked signals, the 
signal 1 is directed to go through the 60-GHz phase shifter (○3 ) and attenuator (○4 ), and 
meet the signal 2, which is leaked from antenna and amplified by LNA, at node ‘A’ in 
Fig. 1.5. Eventually, the two signals will be canceled out due to their same magnitude 
and 180-deg out of phase. 
To evaluate the performance of the TLC technique, Fig. 1.6 shows the ADS [7] 
simulation setup consisting of antenna, T/R switch, coupler, LNA, phase shifter and 
attenuator with simulation setup parameters listed in Table 1.3. Fig. 1.7 shows the 
simulated result of the signals at input (Combiner_IN1 and Combiner_IN2) and output 
(Combiner_OUT at node ‘A’) of 60-GHz combiner (○5 ). 
 
Fig. 1.6.  ADS Simulation setup to verify the TX leakage cancellation technique. 
 
 
 
Table 1.3 
Simulation Setup Parameters 
 
TX output power (PA output) 10 dBm 
RX input power (T/R switch input) -30 dBm 
TX, RX carrier frequency 60 GHz 
Modulation  ASK, modulation index: 1 
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Two input signals have the same magnitude and 180-deg out of phase, and then 
the signals are canceled out at the output. The cancellation ratio is calculated as 
 10
_
_ 20log
_ 2
Combiner OUT
Cancellation ratio
Combiner IN
 
   
 
  (1.2) 
The simulated cancellation ratio is around 40 dB.  
Fig. 1.8 shows the simulated results of an ASK modulation index in Fig. 1.8(a) 
defined as 
2
1
_
S
Modulation index
S
     (1.3)  
Figs. 1.8(a), (b) and (c) show the modulated incoming RF signal at the antenna 
and the signals at the combiner output (node ‘A’ in Fig. 1.5) with and without TLC 
technique, respectively.  
With TLC technique, while the modulation index is kept as around 1, the 
modulation index deteriorates due to leaked TX signal without TLC technique.  
 
 
 Fig. 1.7.  Simulated results of the signals’ cancellation at 60-GHz Combiner’s output. 
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Fig. 1.9 shows the signal power level at combiner output (node ‘A’ in Fig. 1.5) 
 
(a)      (b) 
 
(c) 
Fig. 1.8.  Simulated result comparison for modulation index at the combiner’s output: (a) ASK 
modulation RX input signal, (b) output signal at the combiner’s output with TX leakage 
cancellation block, and (c) output signal at the combiner’s output without TX leakage 
cancellation block. 
 
 
 
     
(a)      (b) 
Fig. 1.9.  Simulation results comparison for signal power and modulation index at combiner’s 
output: (a) output powers at combiner’s output and (b) modulation index at combiner’s output. 
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with respect to the transmitted power at PA output, which will be potentially expected as 
the signal power leaked from the antenna, with and without TLC technique. With TLC 
technique, the modulation index and the signal power are kept stable regardless of 
transmitted power at the PA output. However, without TLC technique, the signal power 
leaked from the antenna increases, and the modulation index significantly decreases as 
the transmitted power increases. Therefore, the TLC technique prevents TX leakage 
signals from coming to the receiver effectively. 
  
1.2.2 A 24/60-GHz Concurrent Dual-Band Phased Array System 
Phased array system has some advantages beyond single antenna systems. 
Representative features are to improve the signal to interference plus noise ratio (SINR), 
to increase output power by increased antenna gain, and to implement beamforming [8], 
thus the phased array system is often employed in a radar system. The total transmitted 
output power is calculated as equivalent isotopically radiated power (EIRP) as 
[ ] tEIRP dB P L G   , [ ] 10logarray sG dB G n     (1.4) 
, where Pt is the transmitted power at PA output, L is the loss by antenna mismatch, and 
G is the antenna’s gain, Garray is the array antenna’s gain consisting of n-single antenna, 
n is the number of single antennas and Gs is the single antenna’s gain.  
In the array system, equation (1.4) says that the gain of total array antenna 
increases compared to that of single antenna, and total transmitted output power is 
higher than that of single-antenna system [9].  
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In the phased array system, beam scanning angle (or main lobe angle) can be 
determined according to the phase difference by a phase shifter and an array antenna 
structure. For instance, the scanning angle of a sixteen-element linear array in the same 
distance can be calculated as [9]  
 
 
1sin
2 d





 
 
  
 
    (1.5) 
, where θ is the scanning angle, ψ is the phase shift across the array, d is the distance 
between each antenna. Since the main lobe of the radiation pattern is generated at the 
angle (θ), directive communication at θ is possible.  
Fig. 1.10 shows a block diagram of the proposed 24/60-GHz concurrent dual-
band transceiver for a phased array system. The system consists of sixteen-identical 
front-end modules, which constitute an antenna, a T/R switch, a LNA, a PA, an 
attenuator and a phase shifter. Also, the system employs a dual polarization such as a 
vertical and horizontal polarization, and it can lead to improve object detection accuracy.  
In this dissertation, the 24/60-GHz concurrent dual-band T/R switch, which is shown 
inside the dashed box in Fig. 1.10, has been designed, fabricated and measured. It will be 
described in Sec. 2. 3.  
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1.2.3 Possible Applications 
Using the dual frequencies, some applications can be implemented as shown in 
Fig. 1.11. Fig. 1.11(a) shows a RFID baggage tracking system employing 24-GHz long- 
and 60-GHz short-distance communication characteristics. Since there are a lot of 
similar-sized, -colored and -shaped bags on the baggage claim conveyor belt in airports, 
it is difficult to find one’s own bag easily. Therefore, the dual-band RFID system can be 
applicable to this situation. Baggage tags (having RFID tags) communicate with a RFID 
reader installed on the baggage conveyor via 60 GHz, and the RFID reader 
communicates with another RFID reader connected to a baggage arrival monitor via 24 
 
Fig. 1.10.  Block diagram of the proposed 24/60-GHz concurrent dual-band transceiver for 
phased array system. 
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GHz to show the passengers whose baggage arrives.  Fig. 1.11(b) shows the radar 
application for a satellite communication system, and it utilizes air attenuation rate’s 
difference at 24 and 60 GHz. Because the 60-GHz signal is easily absorbed by the 
earth’s air, 60 GHz is only used for satellites’ inter-communication. On the other hand, 
satellites communicate with the radar station on the earth via 24 GHz. 
 
  
(a) 
  
(b) 
Fig. 1.11.  Possible applications: (a) 24/60-GHz RFID baggage tracking system and (b) 24/60-
GHz satellite communication system. 
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1.3 Dissertation Organization 
This dissertation presents several new circuits and techniques to improve 
performances of some essential CMOS and BiCMOS RFIC components operating at 
millimeter-wave frequencies (K, Ka and V bands), and the integration of concurrent 
dual-band front-end module operating at K and V bands applicable to phase array and 
RFID communication systems. 
Chapter II begins with the fundamentals of RF switches, and then introduces four 
different dual-band switches with band-pass filtering function. Their design, analysis and 
measurement results are presented. In Chapter III, a concurrent dual-band LNA is 
described. To obtain dual-band characteristic, dual-band quarter-wavelength LC network 
has been employed. Chapter IV presents the concurrent dual-band front-end module 
consisting of dual-band T/R switch described in Chapter II, dual-band LNA proposed in 
Chapter III and dual-band PA contributed by a lab colleague. Finally, in Chapter V, the 
conclusion and summary of this dissertation is provided. 
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CHAPTER II 
CMOS DUAL-BAND BAND-PASS FILTERING SWITCH

 
 
2.1 Background and Motivation 
A RF switch is an important component in RF/millimeter-wave communication 
and radar systems. Moreover, it is important due to the switch functions as a circuit that 
selects one among several branches, e. g. transmitting and receiving branches. The RF 
switch can be generally employed in Time Division Duplexing (TDD) systems 
consisting of transmitter, receiver, switch, and one shared antenna [10]. In Frequency 
Division Duplexing (FDD), the switch can be implemented with branches operating at 
different frequency bands. 
For the switch design, traditionally, Gallium arsenide (GaAs) switches have been 
used because of their low on-resistance and off-capacitance, and high linearity at high 
frequencies [11]. Since Silicon-On-Insulator (SOI) technology reduces capacitive 
coupling with substrate due to a buried oxide layer and is implemented on high 
resistivity substrate, the switches on SOI have shown low-insertion loss and high-
isolation characteristics [12]–[15]. However, due to the improvement of CMOS process, 
the performance of CMOS switches has been improved. As a result, CMOS switches 
became an alternative solution that can replace expensive GaAs and SOI switches in low 
cost, low power applications [11]. 
                                                 
 Copyright 2017 Reproduced by permission of the Institution of Engineering & Technology, from Um Y, Nguyen C. High-
Isolation Multi-Port Millimetre-Wave CMOS Dual-Band T/R Switch with Integrated Band-Pass Filtering Function. IET Microwaves, 
Antennas & Propagation. 2017 Jan 29; 11(2):253-9, and Y. Um and C. Nguyen, “A Millimeter-Wave CMOS Dual-Bandpass T/R 
Switch with Dual-Band LC Network,” IEEE Microw. Wireless Compon. Lett., in progress 
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Transmit/receive (T/R) and single-pole double-throw (SPDT) switches are often 
being used in RF transceivers. For receiving operation, RF signals pass through (on-chip 
or off-chip) band-pass filter (BPF), switch and LNA to receiver. For transmitting 
operation, the RF signals amplified by PA pass through the switch and BPF. In RF 
transceivers, external band-pass filters are normally used together with T/R switches to 
reduce undesired out-of-band signals. While these separate band-pass filters can be 
implemented as off- or on-chip components, they tend to increase the size and cost of the 
overall system. A more effective approach is to integrate the band-pass filter function 
with switches to make a dual-function (switching and filtering) simultaneously. 
In this chapter, new 0.18-µm CMOS dual-band band-pass filter SPDT and T/R 
switches are proposed. They can operate in two different frequency bands centered at 
around 40 and 60 GHz, as well as 24 and 60 GHz. 
 
2.1.1 MOSFET with Deep N-Well 
Body-floating technique and deep n-well transistors are used to prevent RF 
signals from the p-substrate leaking into the bulks of the transistors. Hence, they can 
isolate the bulks of the transistors from the p-substrate and, in turn, increasing the 
isolation of the transistors [16], [17]. Fig. 2.1 shows a cross sectional view and 
equivalent circuits of nMOS transistors with deep n-well (DNW). In order to maximize 
the isolation, the isolated p-well and DNW are biased at 0 V and 1.8 V (Vdd) through 
large resistors, Rip (10 kΩ) and Rd (20 kΩ), respectively. If the high voltage (higher than 
threshold voltage, Vth) is applied to the gate, the transistor connects (ON-state) the 
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source and the drain together. On the other hand, the transistors disconnect (OFF-state) 
the source and the drain if low voltage is applied to the gate [18]. Fig. 2.1(c) and (d) 
show the on- and off-state nMOS transistors with DNW that are approximately 
equivalent to the on-resistor (Ron) and equivalent capacitor (Ceq), respectively. The Ron 
and Ceq can be calculated as 
 
1
on
n ox GS th
R
W
C V V
L



    (2.1) 
   
(a)     (b) 
   
(c)   (d)     (e) 
Fig. 2.1. Cross sectional view of a deep n-well transistor: (a) schematic (b) equivalent model 
when Vc = 1.8 (c) and 0 V (d), and (e) simulation set-up to obtain Ron and Coff. 
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, where µn is the majority-carrier mobility of the nMOS transistor with DNW, Cox is the 
gate oxide capacitance, W is the width of the transistor, L is the length of the transistor, 
VGS is a voltage between the gate and source, Vth is threshold voltage [18].  
The equivalent capacitance Ceq of the on- and off-state nMOS transistor with 
DNW consists of the gate-source (Cgs), gate-drain (Cgd), junction (Cjs and Cjd), and deep 
n-well (Cdnw consisting of Cd1 and Cd2) capacitances [19]. 
Fig. 2.1(e) also shows the schemetic to simulate Ron and Coff of on- and off-state 
nMOS transistors with DNW, where they can be determined as 
_( )on in onR real Z  and  _
1
2 *
off
in off
C
f imag Z
   (2.2) 
, where Zin_on and Zin_off are the input impedances when the nMOS transistor with DNW 
is on and off state, respectively. 
The nMOS transistor with DNW is biased in off-state and the quality (Q) factor 
of their equivalent off-capacitor Coff affects the switch performance.  Fig. 2.2 shows the 
simulated Q-factor of the off-state transistors (M24 and M60) with and without DNW 
using the simulation setup in Fig. 2.1(e) and obtained as  
 _
1
2 * *in off off
Q
f real Z C
     (2.3) 
, where Zin_off and Coff are again the input impedance and off-capacitance when nMOS 
transistor with/without DNW is off state, respectively.   
Widths/lengths of the M24 and M60 are 420 µm/0.18 µm and 240 µm/0.18 µm, 
respectively. The simulated Q-factors are 41.5/4.5 and 27.8/5.5 at 24 and 60 GHz 
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with/without DNW, respectively. As shown in Fig. 2.2, it is verified that the Q-factor of 
the off-state transistors with DNW is much higher than that of off-state transistor without 
DNW, and nMOS transistor with DNW structure can be used to achieve the low 
insertion loss for the switch design. 
 
2.1.2 Trade-Off for Typical Switch Topology 
 Performances of the switch can be evaluated as its insertion loss (IL), isolation 
(ISO), figure of merit (FOM) such as Ron*Coff, P1dB and IP3. They will be described in 
the following sub-sections. 
 
 
 
     
(a)      (b) 
Fig. 2.2. Simulated Q for off-state nMOS transistors: (a) M24 and (b) M60 with/without DNW. 
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Insertion Loss 
Insertion loss (IL) is the attenuation between input and output ports of the on-state 
switch. Since the Ron of the switch is a loss factor of the switch, the IL of the switch 
in Fig. 2.3 can be calculated as 
1020log
L s
L s on
Z Z
IL
Z Z R

 
 
 [dB]   (2.4) 
From (2.4), in order to get lower IL, Ron should be as low as possible. Fig. 2.4 shows 
a typical RF receiver chain, and equation (2.5) is the total noise figure (NF) 
calculation of the receiver chain. The IL and NF of the switch and LNA directly 
effects on the total NF of the receiver according to 
 
Fig. 2.4. Typical RF receiver chain for total noise figure (NF) calculation. 
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Lsw GLNA, 
NLNA
 
Fig. 2.3. RF switch model in a 50-Ω network. 
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1
1
... ....LNAtotal sw sw LNA
sw
N
NF L L N
L

    ×     (2.5) 
Therefore, to reduce the total NF of the receiver, the IL of the switch should be as 
low as possible or the switch should be located after a LNA amplifier with a high 
gain. 
 
Isolation 
Isolation (ISO) is defined as the attenuation not only between the input and output in 
the off-state SPST switch, but also between the on- and off-state outputs in a SPDT 
or a multi-port switch. The ISO of the switch can be calculated as 
 1020log 1
L s
L s
off
Z Z
ISO
Z Z
j C

 
 
 [dB]  (2.6) 
From (2.6), in order to get higher ISO, Coff should be as low as possible. 
 
Figure of Merit (FOM) 
Figure of Merit (FOM) is a performance factor to evaluate the switch. In general, 
FOM of the switch is defined as 
on offFOM R C   [s]    (2.7) 
, where Ron and Coff are the on-resistance and off-capacitance of the nMOS transistor, 
respectively. Equation (2.7) says that lower FOM can be obtained by lower Ron, 
which means lower insertion loss, and lower Coff, which means higher isolation. 
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Power Handling Capability and Nonlinearity 
Power handling capability and nonlinearity of the switch can be evaluated as P1dB 
and IP3 of the switch. Figs. 2.5(a) and (b) show the descriptions of the input and 
output P1dB, and the input and output IP3 with respect to input power levels, 
respectively. P1dB is the gain (or loss) 1-dB compression point. As the power level of 
the fundamental tones injected to the device under test (DUT) increases, the DUT 
maintains constant gain or loss. However, the gain or loss starts to drop or increase at 
certain power level. The P1dB is the 1-dB gain drop point or 1-dB loss increment 
   
(a)      (b) 
      
(c)      (d) 
Fig. 2.5. Descriptions of (a) P1dB, (b) IP3, (c) cascaded nonlinear stages, and (d) measurement 
set-up for dual-tone signal. 
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point and means how much power the DUT can handle. IP3 is the third order 
intercept point. When two closely spaced fundamental tones (f1 and f2) are injected 
into the DUT, the DUT generates inter-modulation products due to its nonlinearity 
characteristic. Among the products, the 3
rd
 order inter-modulation products (also 
called as IM3 products in Fig. 2.5(b)) such as 2*f1-f2 and 2*f2-f1 can be serious 
because they can be located close to the fundamental tones and distort them. As the 
fundamental tones’ power level increases, the IM3 products’ power level also 
increases by three times of the fundamental signal’s increment. The two signals’ 
power levels are same at certain power level. This power level is the IP3 point that 
measures how linear the DUT is. Since the switch is typically located after PA in 
transmitter as shown in Fig. 2.5(c), the nonlinearity of the latter components 
becomes more critical [20], [21], hence the power handling capability of the switch 
should be as high as possible and equation (2.8) explains the reason. 
2
1
2 2 2
3 3,1 3,2
1 1
IP IP IPA A A

      (2.8) 
, where AIP3 is the total IP3 magnitude of the cascaded nonlinear stage in Fig. 2.5(c), 
AIP3,1, AIP3,2 are the IP3 magnitudes of the PA and the switch, respectively, and 
2
PA  
is the gain of PA. 
Fig. 2.5(d) shows the simplest two-tone (f1 and f2) measurement setup for P1dB and 
IP3. To generate the two-tone signals, f2 signal from Port 3 is combined with f1 signal 
at  Port 1 through an internal combiner in the VNA as shown in Fig. 2.5(d) and then 
the combined signal (f1 and f2) is injected to the DUT (switch). While the input 
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power level at ‘B’ in Fig. 2.5(d) injected to the switch could reach higher level than 
the anticipated power handling capability of the switch, the output power level at ‘A’ 
in Fig. 2.5(d) can be limited at millimeter-wave frequencies. In order to increase the 
input power level for the DUT, additional external pre-amp is normally used as 
shown in Fig. 2.5(d).  
 
2.1.3 Basic Switch Topology 
 A switch can be classified as Single Pole Single Throw (SPST), Single Pole 
Double Throw (SPDT), Single Pole Multi Throw (SPxT), Multi Pole Multi Throw 
(xPxT), Transmit and Receive (T/R) switches and etc. Most fundamental structure is 
SPST switch and other switches are generally implemented by combining several 
identical SPST switches together with one common input port.  
Fig. 2.6 shows two fundamental topologies for SPDT switches. Figs. 2.6(a) and 
(b) show series switch and its equivalent circuit. When Vc1 is biased at 1.8 V in Fig. 
2.6(a), the IL and ISO of on- and off-state branches are derived as 
0
10
0 _ 1
2*
20log
2* on M
Z
IL
Z R
 

 and 
0
10
0
_ 2
2*
20*log
12*
off M
Z
ISO
Z
j C
 

 (2.9) 
, where Z0 is the terminating impedance of ports 1, 2 and 3. 
According to (2.9), in this switch, increasing the width of the series nMOS (M1 and M2) 
improves the insertion loss of the switch as Ron decreases according to (2.1). However, it 
can deteriorate the isolation of the switch because of the increased parasitic capacitance 
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that results from the widened widths, which results in more signal leakage from the input 
to output.  
On the other hand, Fig. 2.6(c) shows series-shunt SPDT switch topology. This 
switch is implemented to achieve not only lower IL but also higher ISO compared to 
series SPDT switch topology as shown in Fig. 2.6(a). When Vc2 is biased at 1.8 V in Fig. 
2.6(c), the SPDT switch, which is on-state in Port 2, can be equivalent to the circuit in 
Fig. 2.6(d).  On-state Port 1–Port 2 and off-state Port 1–Port 3 can be seen as simple RC 
circuits with their cut-off frequency (3-dB frequency) obtained as 
_
_ 1 _ 1
1
2
c on state
on Mse off Msh
f
R C
   and _
_ 2 _ 2
1
2
c off state
on Msh off Mse
f
R C
   [Hz] (2.10)  
In on state, from (2.10), higher 3-dB cut-off frequency (fc) and wider operating 
frequency (DC to fc) can be obtained by lower the FOM described in Sec. 2.1.2.3.  
 
(a)      (b) 
 
(c)      (d) 
Fig. 2.6. Fundamental SPDT switch topologies: (a) series switch, (b) equivalent circuit of (a) 
when Vc1 = 1.8 V, (c) series-shunt switch, and (d) equivalent circuit of (c) when Vc2 = 1.8 V. 
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And, the IL and ISO of the switch are derived as 
0
10
0
_ 1
_ 1
2*
20log
1
2*
1
off Msh
on Mse
Z
IL
Z
j C
R

 


and 
0
10
0
_ 2 _ 2
2*
20log
1
2*
on Msh off Mse
Z
ISO
Z
R j C
 


  (2.11) 
, where Z0 is terminating impedance of ports 1, 2 and 3. 
Equation (2.11) verifies that series-shunt SPDT switch can achieve lower IL and 
higher ISO compared to series SPDT switch assuming of the same size of the transistors 
(M1=M2=Mse1=Mse2). That is, series nMOS (Mse1 and Mse2) and shunt nMOS (Msh1 and 
Msh2) are employed to enhance the insertion loss and isolation of the switch, respectively.  
In the series-shunt switch, similarly to series switch, increasing the width of 
series nMOS (Mse1 and Mse2) enhances IL of the switch, but reduces isolation due to the 
increased parasitic capacitance. On the other hand, increasing the width of the shunt 
nMOS (Msh1 and Msh2) can improve the ISO, but it can also result in signal leakage from 
input to ground. Therefore, a trade-off between series and shunt nMOS transistors needs 
to be considered, and each optimum width needs to be found for the best performance of 
the switch.  
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Fig. 2.7 shows the low-pass and high-pass responses of IL and ISO in the series-
shunt switch and it can be seen that the IL increases and ISO decreases, respectively, as 
frequency increases. Therefore, the switch is more suitable to DC–several-GHz switch.  
 
2.1.4 Motivation for Multi-Band Band-Pass Filtering Switch 
As mentioned in Sec. 2.1.3, since the IL and ISO of the typical series-shunt 
switch show the low-pass and high-pass responses by its structural characteristic, it is 
difficult to design a switch having single or multi-band band-pass filtering function.  
The reasons that multi-band filtering function is needed for the switch will be 
followed.  T/R switches and band-pass filters (BPFs) are widely employed in 
communication and radar systems as transmitting and receiving, and frequency selective 
circuits, respectively. To achieve both switching and band-pass filtering in systems, 
external BPF and wideband switch are commonly utilized together as depicted in Fig. 
 
Fig. 2.7. Simulated IL and ISO for Port 1 – Port 2 and Port 1 – Port 3 of the series-shunt 
SPDT switch in Fig. 2.6(c). 
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2.8(a). This conventional architecture, utilizing two individual components, leads to a 
larger circuit size which can cause cost problems. Therefore, a more effective approach 
is to integrate the band-pass filtering function into switches to make a dual-function 
(switching and filtering) simultaneously as shown in Fig. 2.8(b).  
To achieve the band-pass function, Figs. 2.8(c) and (d) shows the switch design 
concept.  The design concept consists of quarter-wavelength (λ/4) circuit and parallel 
resonator operating at the frequency of interest [22]. The capacitor (Cr) of the resonator 
is replaced with shunt transistor (Msh) as shown in Fig. 2.8(d) and the width of the Msh is 
determined by the off-capacitance, which is the same as the capacitance of Cr, 
considering trade-off between IL and ISO and operating bandwidth. According to the 
control voltage (Vctrl) applied to the gate of the nMOS, their equivalent circuits can be 
 
(a)    (b) 
 
(c)    (d) 
Fig. 2.8. Band-pass filtering switch design concept: (a) conventional BPF and switch 
structure, (b) the proposed BPF + switch structure, (c) quarter-wavelength circuit and parallel 
resonator, (d) quarter-wavelength circuit and parallel resonator replaced with nMOS 
transistor.  
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shown in Figs. 2.9(b) and (d). We may assume Ron is negligibly small for simplicity.  
For ideal case, we may assume the circuit at node A is short or open to ground in Figs. 
2.9(b) or (d), respectively. Through the λ/4 circuit, the impedance at the input will 
become open and short status, which means OFF and ON states of the switch, 
respectively. The circuits also show band-pass characteristic due to the parallel resonator. 
Thus, shunt nMOS can function not only as switching but also as band-pass circuits.  
 
(a)    (b) 
 
(c)    (d) 
 
(e)    (f) 
Fig. 2.9. Operations of the proposed band-pass filtering switch design concept: (a) band-pass 
filtering switch when Vctrl =1.8 V, (b) equivalent circuit of (a), (c) band-pass filtering switch 
when Vctrl = 0 V, (d) equivalent circuit of (c), (e) SPDT switch, and (f) equivalent circuit of 
(e). 
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The switch design concept can be applicable to SPDT switch as shown in Fig. 
2.9(e). It consists of two identical SPST switches. The SPDT switch can be equivalent to 
SPST switch according to control voltages (Vctrl) as shown in Fig. 2.9(f). The common 
node of two SPST switches before two λ/4 circuits can be defined as the ‘switching 
point.’ This switch design concept is also applicable to multi-band band-pass filtering 
and multi-port switch. However, the λ/4 circuit has been generally designed with 
transmission line (TL). The TL is not desirable for silicon RFICs due to the large size of 
the required TL even at millimeter-wave frequencies. Considering this issue, the switch 
design concept can be found in band-pass filter consisting of admittance inverters (J-
inverter) and parallel resonators because J-inverter has λ/4 characteristic. 
In this dissertation, switches with integrated single- and dual-band band-pass 
filter have been proposed. The switches have not only switching but also filtering 
function. And, the design of switch is based on not only the switch design concept 
described before but also band-pass filter theory. Therefore, theory of the band-pass 
filter is described first followed by description of the proposed band-pass filtering 
switches. 
2.1.5 Band-Pass Filer Theory 
The proposed switches were designed based on the second-order and third-order 
BPF with J-inverters and parallel resonators. Let’s recall band-pass filter theory. Fig. 
2.10 shows the 3
rd
 order ladder circuit for low-pass filter (LPF) prototype. The values of
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g0, g1, g2, g3 and g4 are determined by the LPF prototypes. And, the LPF prototype filter 
designs can be transformed the BPF prototype as shown in Fig. 2.10(b). Each value is 
calculated as  
1 0
1
0
g Z
L



, 
1
0 1 0
C
g Z

 , 02
0 2
Z
L
g

 , 22
0 0
g
C
Z


, 3 0
3
0
g Z
L



 and 
3
0 3 0
C
g Z

 (2.12) 
, where 0  is the center frequency of the BPF and   is fractional bandwidth. 
It shows that the transformation can transform series inductor and shunt capacitor into 
series and shunt LC resonators, respectively [23], [24].  
    
(a)      (b) 
 
(c) 
 
(d) 
Fig. 2.10. (a) LPF prototype, (b) BPF prototype, (c) dual-band BPF prototype, and (d) dual-
band BPF with J-inverter and parallel resonator. 
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A single-band bandpass filer can be transformed to a dual-band BPF prototype as 
shown in Fig. 2.10(c). The values are calculated as 
 
1 0
11
2 1c c
g Z
L
 

 
, 
 1 2 1 0
12 2
0
c cg Z
L
 




, 
 2 1
21 2
2 0 0
c c
L
g Z
 

 
 , 
 22 2 2 1c c
L
g  



, 
 
3 0
31
2 1c c
g Z
L
 

 
and 
 3 2 1 0
32 2
0
c cg Z
L
 




   (2.13) 
11 11 12 12 21 21 22 22 31 31 32 32 2
0
1
L C L C L C L C L C L C

        (2.14) 
, where 1c  and 2c  are 1
st
 and 2
nd
 pass-band center frequencies. 
Series and parallel branches in Fig. 2.10(c) consist of both series and parallel LC 
resonators. Since such a circuit is difficult to be realized by using distributed 
transmission lines, the series branches can be replaced with parallel branches as shown 
in Fig. 2.10(d) using admittance inverter (J-inverter) [24]. 
The elements’ values can be obtained as  
' 0 0
11 112
01
g Y
L C
J
 , 
' 0 0
12 122
01
g Y
L C
J
 , 
2
' 01
21 212
0 0 12
J
L L
g Y J
 , 
2
' 01
22 222
0 0 12
J
L L
g Y J
 , 
2
' 12
31 312
0 0 23
J
L L
g Y J
 , 
2
' 12
32 322
0 0 23
J
L L
g Y J
     (2.15) 
' ' ' ' ' ' ' ' ' ' ' '
11 11 12 12 21 21 22 22 31 31 32 32 2
0
1
L C L C L C L C L C L C

        (2.16) 
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Admittance Inverter (J-Inverter) Implementation 
Figs. 2.11(a), (b) and (c) show an implementation of the J-inverters as quarter-
wavelength transformer, and some lumped-element equivalent circuits of the J-
inverters, which contain series positive and shunt negative inductors and capacitors, 
respectively, obtained as [25]  
0
1 1
J
J
J C
Y L


    and 
2 J
J
C
J
L
     (2.17) 
The negative inductor or capacitor can be absorbed into the inductor or capacitor of 
the resonators preceding and following the middle J-inverters in Fig. 2.10(d). The J-
inverters in Figs. 2.11(b) and (c), however, are not suitable for the first and last J-
inverters due to the difficulty in absorbing the negative inductors and capacitors. To 
overcome this problem, the inverters in Figs. 2.11(b) and (c) are transferred into 
 
(a) 
 
(b)   (c)   (d)   (e) 
Fig. 2.11. (a) J-inverter implementation as quarter-wavelength transformer, (b), (c), (d) and 
(e) equivalent lumped-element circuits of J-inverter. 
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other lumped-element inverters as shown in Figs. 2.11(d) and (f), respectively, in 
which Le and Ce are derived as 
 
2
0 0
2 2
0 0
1 J
e
J
L Y
L
L Y



     (2.18) 
2
0
0
1
J
e
J
C
C
C
Y


 
  
 
    (2.19) 
, where ω0 is the design frequency and Y0 is the source admittance. The negative 
inductor Le and capacitor Ce of these inverters can be conveniently absorbed into the 
adjacent inductor and capacitor of the preceding or following resonator. And, 
selection of the lumped-element circuits of J-inverter depends on their innate 
characteristics (low and high pass response) and simplicity of layout. 
 
Dual-Band Parallel Resonator 
Fig. 2.12 shows a dual-band resonator operating at two distinctive frequencies. 
Cn, Ln, Cr and Lr can be calculated as [26]  
 02n s sC Z       (2.20) 
 21n s nL C      (2.21) 
 
   
2 2
2 2 2 2
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c c c c
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

   
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 
 
  (2.22) 
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 
   (2.23)  
where Z0 is the terminating impedance, ωs is the stop-band center frequency, Δs is the 
stop-band fractional bandwidth, and ωc1 and ωc2 are the 1
st
 and 2
nd
 pass-band center 
frequencies, respectively.  
 
 
 
 
 
 
 
 
 
 
 
Fig. 2.12. Conventional dual-band parallel resonator. 
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2.2 High-Isolation Multi-Port Millimetre-Wave CMOS Dual-Band T/R Switch with 
Integrated Band-Pass Filtering Function (Design 1) 
In this section, we report the development of a new 0.18-µm CMOS dual-band 
band-pass filtering transmit/receive (T/R) switch operating simultaneously in two 
different frequency bands of 35.5–43.7 GHz in Ka-band and 56.5–63 GHz in V-band 
centered about 40 and 60 GHz, respectively. The switch has multiple ports with 
concurrent dual-band characteristics at each port and high isolation between them, 
enabling its versatile implementation in multi-band RF systems. These frequencies are 
used in a multi-band system for possible long-range (at Ka-band) and short-range (at V-
band) operations at the same time, considering the relatively low and high atmospheric 
attenuations at these respective frequencies, hence extending the application range for 
multi-band systems at millimetre-wave frequencies. 
 
2.2.1 40/60-GHz Dual-Band Band-Pass Filter 
The architecture, design and operation of the 40/60-GHz dual-band band-pass 
filtering T/R switch are based on those of 40/60-GHz dual-band band-pass filter and 
single-pole double-throw (SPDT) switch. Therefore, the filter and SPDT switch are 
described first followed by the T/R switch. 
The design of the 40/60-GHz dual-band band-pass filtering SPDT switch is based on a 
dual-band band-pass filter using admittance (J) inverters and dual-band resonators. Fig. 
2.13 shows the evolution of the dual-band resonator, starting from a conventional dual-
band resonator in Fig. 2.13(a) to the modified dual-band resonator in Fig. 2.13(c). The 
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conventional dual-band resonator is designed with C2 = 26 fF, L2 = 450 pH, C1 = 250 fF 
and Lr = 45 pH calculated from (2.20)–(2.23).  
The conventional dual-band resonator is transformed into another resonator in 
Fig. 2.13(b) using a J-inverter consisting of a pi network of capacitors as shown in Fig. 
2.11(b), Sec. 2.1.5.1. This circuit transformation is needed to obtain Ln of lower 
inductance and higher quality factor (Q) than L2. Using such a transformed resonator 
with smaller Ln helps ease the layout and reduce the size. Finally, the modified dual-
band resonator in Fig. 2.13(c) can be obtained as shown. The series L2-C2 in Fig. 2.13(a) 
is equivalent to the combined J-inverter and parallel C2-1-Ln in Fig. 2.13(b), leading to 
[24]  
 
2
2_1 2
0
n j
J
C C C L J

        (2.24)  
 1 1
0
r j
J
C C C C

        (2.25) 
 2
2n
C
L
J
      (2.26) 
(a)    (b)    (c) 
Fig. 2.13. Evolution of dual-band resonator: (a) conventional dual-band resonator, (b) modified 
dual-band resonator implementing J-inverter and (c) modified dual-band resonator. 
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where J = 1/Z0 and ω0 is the center frequency of the two pass-band frequencies. From 
(2.24)–(2.26), Cn, Cr, Ln and Cj of the modified dual-band resonator can be calculated. It 
is noted that Ln of the modified dual-band resonator is smaller than L2 of the 
conventional one, facilitating its design for higher Q, which leads to possibly lower 
insertion loss for the dual-band resonator, as shown in Figs. 2.14(a) and (b), respectively.  
Figs. 2.15(a) and (b) show the schematic of the dual-band band-pass filter employing the 
dual-band resonator shown in Fig. 2.13(c) and its simulated return loss and insertion loss. 
The dual-band band-pass filter is realized by the third-order Chebychev approximation 
with 0.01-dB ripple, which is chosen for optimal results considering trade-off between 
insertion loss, out-of-band rejection ratio and isolation of the switch, and 20% fractional 
bandwidth at both center frequencies of 40 and 60 GHz. The corresponding elements 
values are listed in Fig. 2.15(a), where the source (ZS) and load (ZL) impedances are 50 Ω. 
  
(a)      (b) 
Fig. 2.14. Comparison of simulated quality factor (Q) of inductors Ln and L2, and insertion losses 
of modified and conventional dual-band resonators: (a) quality factors (Q) of inductors Ln and L2 
and (b) insertion losses of modified and conventional dual-band resonators. 
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The identical J-inverters (J01=J34) and (J12=J23) are implemented using the pi networks of 
capacitors and inductors as shown in Fig. 2.11(b) and (c), respectively. To facilitate the 
implementation of J01 and J34, these inverters are replaced by equivalent L-type networks 
of capacitors, which are derived from the pi-type network of capacitors in Fig. 2.11(b), 
as shown in Fig. 2.15(a). Ceq01 and Ceq34 are combined with Cr1 and Cr3, respectively, 
and the total capacitances (CT1 and CT3) are obtained by  
 
(a) 
 
(b) 
Fig. 2.15. (a) Schematic of the 3
rd
 order dual-band band-pass filter using dual-band resonator and 
J-inverter and (b) its return loss and insertion loss. 
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   
01 34
01 34 2 2
0 01 0 0 34 01 1
j j
eq eq
j j
C C
C C
C Y C Y 
  
 
   (2.27)  
1 3 01 1 34 3T T eq r eq rC C C C C C          (2.28)  
where Y0 is the reference admittance. Due to the high-pass (J01 and J34) and low-pass (J12 
and J23) responses of the employed J-inverters, the filter can achieve similar degree of 
out-of-band rejection ratio at both lower (40 GHz) and upper (60 GHz) frequency bands.  
 
2.2.2 40/60-GHz  Dual-Band Band-Pass Filtering SPDT Switch 
Fig. 2.16 shows the SPDT switch with integrated dual-band band-pass filtering 
function, in which the signal path from the port IN to the port OUT1 (or OUT2) is 
designed based on the designed dual-band band-pass filter described in Sec. 2.2.1. Shunt 
nMOS transistors (M1, M2, M3) in Fig. 2.16 not only provide the switching function, but 
also replace the capacitors (CT1, Cr2, CT3 obtained in Sec. 2.2.1) constituting the band-
pass filter. Body-floating technique with deep n-well is employed for all the nMOS 
transistors to decrease the parasitic capacitance of the transistors [19]. Point A represents 
 
Fig. 2.16. Schematic of the 40/60-GHz dual-band band-pass filtering SPDT switch.  
 
Lr1
IN
Lr2 Lr3
LnCn
Cj
LnCn
Cj
LnCn
Cj
M1
Rg
VC1
M2
Rg
VC2
M3
Rg
VC2
Lr2 Lr3
LnCn
Cj
LnCn
Cj
M2
Rg
M3
Rg
J12
J12
J23
J23
VC2 VC2
Resonator 1
Resonator 2 Resonator 3
A
OUT1
OUT2
ZIN2
ZIN1Cj01
Cj34
Cj34
Lj12
-Lj12
-Lj12
Lj12
-Lj12
-Lj12
Lj23
-Lj23
-Lj23
Lj23
-Lj23
-Lj23
 43 
 
 
the switching point at which the SPDT switch turns ON for one output port (e.g., from 
IN to OUT1) and OFF for another port (e.g., from IN to OUT2). The detailed switching 
operation is explained as follows.  
The switching function is executed through J12, J23, M2 and M3. For instance, 
when M1 is biased at VC1 = 0 V (off-state) and M2 and M3 on the OUT1 and OUT2 paths 
are biased at VC2 = 0 V (off-state) and 2CV  = 1.8 V (on-state), the OUT1 port is 
approximately matched to the IN port via the switching point A, while A appears as an 
approximate open circuit looking toward the OUT2 port through the J-inverters and on-
state shunt transistors. Note that the J-inverter behaves as a quarter-wavelength 
transmission line and hence can transform a low impedance caused by an on-state shunt 
transistor to a high impedance and a high impedance by an off-state shunt transistor to a 
low impedance at A in Fig. 2.16. When VC2 = 0 V in Fig. 2.16, the path from IN to 
OUT1 is in on-state with ZIN1 at A to be 41 and 56 Ω simulated at 40 and 60 GHz, 
respectively. On the other hand, OUT2 becomes isolated from OUT1, and the simulated 
impedances (ZIN2) looking into OUT2 at A are 236 and 538 Ω at 40 and 60 GHz, 
respectively. Therefore, the SPDT switch in Fig. 2.16 is equivalent to a SPST switch 
(upper path), which is equivalent to the dual-band band-pass filter with off-state shunt 
transistor as shown in Fig. 2.15(a), while the lower path at the switching point A is in 
off-state.  
This SPDT switch architecture facilitates extension for dual-band band-pass 
filtering single-pole multi-throw switches by adding extra output paths, while 
maintaining desired filtering and switching functions with simplicity and compactness. 
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The isolation between the output ports primarily depends on the impedance 
looking into the OFF-output port at the switching point, which is proportional to the 
numbers of J-inverters and shunt transistors in the OFF output path. The proposed SPDT 
switch having one common resonator (Resonator 1) for both OUT1 and OUT2 paths 
with switching right before J12 hence gives higher isolation than that using two common 
resonators (Resonator 1 and 2) with switching before J23. This design arrangement is 
useful as it enables high isolation with less number of sections. It is noted that using less 
resonators would improve the insertion loss, yet decreasing the isolation and possibly 
degrading the switch’s performance. For instance, removing the resonators right before 
ANT1 and ANT2 results in not only a reduction of the isolation, but also a deterioration 
of the 3
rd
 dual-band band-pass filter performance and out-of-band rejection ratio.  
 
2.2.3 40/60-GHz Dual-Band Band-Pass Filtering T/R Switch 
Fig. 2.17 shows the schematic of the 40/60-GHz dual-band band-pass filtering 
T/R switch, which is realized using a combination of three SPDT switches described in 
Section 2.2.2: one between Ports 1, 2 and 3; one between Ports 3, 1 and 5; and another 
between Ports 2, 1 and 4. It consists of five ports that are working for both 40- and 60-
GHz signals simultaneously: Port 1 (TX) is the transmitting port; Port 2 (ANT1) and 
Port 3 (ANT2) are the antenna ports; and Port 4 (RX1) and Port 5 (RX2) are the 
receiving ports. The equivalent shunt inductances (Leq1, Leq2, L2) can be obtained by 
1 1
1
1 12 12 3 23 23
1 1 1 1 1 1
eq
r j j r j j
L
L L L L L L
 
   
                 
  (2.29) 
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
 
      
   (2.31) 
where Lr1, Lr2 and Lr3 are the inductors of the 1
st
, 2
nd
 and 3
rd
 dual-band resonators, 
respectively, and -Lj12 and -Lj23 are the negative inductors of J12 and J23, respectively. 
Part of Leq1 and Leq2 is used for J12 and J23 along with the series elements Lj12 and Lj23 
and part is used for the 1
st
 and 3
rd
 dual-band resonators, respectively. Also, part of the 
capacitor representing the transistor right after Cj01 and right before Cj34 is used for J01 
and J34, respectively. All the element values for the final design are listed in Table 2.1.  
The T/R switch operates in two different operation modes, transmission and 
reception, each can be inferred from that of the constituent SPDT switches. The 
receiving operations between ANT1–RX1 and ANT2–RX2 occur simultaneously and 
happen when MR, MR1, MA1 and MA2 of the receiving paths between ANT1–RX1 and 
ANT2–RX2 are turned off and MT, MT1 and MT2 of the transmitting paths between TX–
ANT1 and TX–ANT2 are turned on. The 40/60-GHz signals coming from ANT1 and 
ANT2 are directed into RX1 and RX2 via the switching points B and C, respectively. 
The transmission between TX–ANT1 (or between TX–ANT2) is obtained when MT, MT1 
and MA1 between TX–ANT1 (or MT, MT2 and MA2 between TX–ANT2) are turned off, 
while MT2, MA2 between TX–ANT2 (or MT1, MA1 between TX–ANT1), MR and MR1 are 
turned on. The 40/60-GHz signals from TX are directed into ANT1 or ANT2 via the 
switching points A, B or A, C, respectively. 
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The relations of the isolations between different ports can be deduced from the 
 
Fig. 2.17. Schematic of the 40/60-GHz dual-band band-pass filtering T/R switch. 
 
 
 
Table 2.1 
Dual-Band Band-Pass Filtering T/R Switch’s Parameters 
 
Cj 50 fF Cn 50 fF 
Cj01 , Cj34 540 fF L2 60 pH 
Ln 100 pH Leq1 180 pH 
Leq2 90 pH Lj12 , Lj23 176 pH 
Rg 1 kΩ VT, VR, VA1, VA2 0, 1.8 V 
MT, MA1, MA2, MR 0.18 µm / 208 µm MT1, MT2, MR1 0.18 µm / 312 µm 
Coff of MT, MA1, MA2, 
MR 
172 fF Coff of MT1, MT2, MR1 253 fF 
 
 
 
Port 1
(TX)
Port 3
(ANT2)
Port 5
(RX2)
Port 2
(ANT1)
Port 4
(RX1)
A
B
C
Leq1
LnCn
Cj
MT
Rg
VT
Leq2
LnCn
Cj
MR
Rg
VR
L2
LnCn
Cj
MR1
Rg
VR
L2
LnCn
Cj
MT2
Rg
VT2
L2
LnCn
Cj
MT1
Rg
VT1
Leq1
Ln
Cn
Cj
MA1
Rg
VA1
Leq1
Ln
Cn
Cj
MA2
Rg
VA2
Leq2
LnCn
Cj
MR
Rg
VR
L2
LnCn
Cj
MR1
Rg
VR
Cj01
Cj01
Cj01
Cj34
Cj34
Lj12 Lj23
Lj12 Lj23
Lj12 Lj23
Lj12 Lj23
 47 
 
 
symmetry of the T/R switch as shown in Fig. 2.17. For instance, the isolations from TX–
RX1 (TX–RX2) under transmission from TX–ANT1 (TX–ANT2) and during receptions 
from ANT1–RX1 and ANT2–RX2 should be similar because of the same numbers of the 
J-inverters and shunt transistors in the off-state path. Similarly, it is expected that the 
isolation between ANT1–ANT2 is comparable during transmission from TX–ANT1 or 
TX–ANT2 and is equal to that of TX–RX1 or TX–RX2. 
The 40/60-GHz dual-band band-pass filtering T/R switch was designed and 
fabricated on a TowerJazz 0.18-µm SiGe BiCMOS process [27]. Fig. 2.18 shows a 
microphotograph of the fabricated T/R switch that occupies 1840 µm × 860 µm 
excluding all the testing pads. To facilitate the measurement using a 3-port vector 
network analyzer, making use of the switch’s symmetry, RF test pads are placed only on 
a half section of the switch as shown in Fig. 2.18 (Port 1, Port 2, Port 4) with Port 3 and 
 
Fig. 2.18. A microphotograph of the 40/60-GHz dual-band band-pass filtering T/R switch.  
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5 terminated with 50-Ω. The fabricated T/R switch allows the transmitting and receiving 
operation at 40/60 GHz to be measured between Port 1, Port 2 and Port 4, and the results 
can be deduced for the operations between other ports. 
 
2.2.4 Simulation and Measurement Results 
Fig. 2.19 shows the measured and simulated insertion loss, return loss and 
isolation of the T/R switch in the transmitting and receiving modes. The ports 
corresponding to the measurement parameters are denoted in Fig. 2.18. Figs. 2.19(a) and 
(b) show the return loss/insertion loss and isolation results for the reception operation, 
respectively. The insertion losses (S42) are 8.9 and 12.5 dB at 40 and 60 GHz, 
respectively. The measured 3-dB bandwidths based on the insertion loss in each 
passband are 35.1–43.7 GHz and 56.5–63 GHz. The measured input (S22), output (S44) 
return losses are 12, 14 dB at 40 GHz and 9.4, 7.8 dB at 60 GHz, respectively. The drift 
of the resonance frequency around 40 GHz was due to possible capacitance and 
inductance variation from the fabrication. The measured isolations (S41) are 56 and 51 
dB at 40 and 60 GHz, respectively. The measured stop-band rejection ratio from the 
lowest insertion loss at 40 GHz to the highest rejection at 52 GHz is 30 dB. Figs. 2.19(c) 
and (d) show the return loss/insertion loss and isolation results for the transmission 
operation, respectively. The insertion losses (S21) are 10 and 12.7 dB at 40 and 60 GHz, 
respectively. The measured 3-dB bandwidths based on the insertion loss in each 
passband are 35.5–44.2 GHz and 56.4–63.7 GHz.  The 3-dB bandwidths in the 
transmitting operation are similar to those in the receiving operation.  The measured 
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input (S11), output (S22) return losses are 12.7, 12 dB at 40 GHz and 9.4, 8.8 dB at 60 
GHz, respectively. The measured isolations (S41) are 57 and 51 dB at 40 and 60 GHz, 
respectively. The measured stop-band rejection ratio between 40 and 51 GHz is 22 dB. It 
is verified that the T/R switch has similar TX–RX1 isolation (S41) in the transmission 
and reception modes, as discussed earlier. The isolation between ANT1–ANT2 should 
 
(a)      (b) 
 
(c)      (d) 
Fig. 2.19. Measured and simulated results of the 40/60-GHz dual-band band-pass filtering T/R 
switch: (a) return loss and insertion loss, and (b) isolation for receiving operation mode, (c) 
return loss and insertion loss, and (d) isolation for transmitting operation mode. 
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be similar to the measured TX–RX1 isolation. Moreover, the performance at Port 3 
(ANT2) and Port 5 (RX2) in Fig. 2.17 can be estimated accurately from these measured 
results due to the symmetry of the T/R switch.  
Figs. 2.20(a) and (b) show the measured output power and insertion loss versus 
input power of the switch for three cases in transmitting operation: a 40-GHz input 
signal, a 60-GHz input signal, and concurrent 40- and 60-GHz input signals. For the 40-
GHz input signal, the measured 1-dB compression points (IP1dB and OP1dB) are 23 and 
11.6 dBm, respectively, while for the 60-GHz input signal, they are 16.5 and 2.8 dBm, 
respectively. For the concurrent power measurement, two 40- and 60-GHz signals with 
identical input power level are simultaneously injected from the vector network analyzer 
into the input of the switch, and the output powers at 40 and 60 GHz are measured 
accordingly. With the concurrent 40/60-GHz signals, the IP1dB and OP1dB are 18 and 6.4 
dBm at 40 GHz and 14 and 0 dBm at 60 GHz, respectively. For the concurrent 40 and 
60-GHz power measurement, the measured IP1dB at 60 GHz is lower than that at 40 GHz 
because of the higher nonlinear parasitic capacitance of the off-state shunt transistor at 
60 GHz. Also, compared to the non-concurrent 40- and 60-GHz single input signals, the 
P1dB decreases due to 40 and 60-GHz signals’ intermodulation when they are injected 
concurrently. 
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(a) 
 
(b) 
Fig. 2.20. Measured P1dB of the 40/60-GHz dual-band band-pass filtering T/R switch: (a) 
individual 40- or 60-GHz input signal (b) concurrent 40 and 60 GHz input signals. 
 
0 5 10 15 20 25 30
-20
-15
-10
-5
0
5
10
15
20
 Measurement at 40 GHz
 Measurement at 60 GHz
 
O
u
tp
u
t 
P
o
w
e
r 
(d
B
m
)
Input Power (dBm)
-20
-15
-10
-5
0
5
10
15
20
IP
1dB
 = 16 dBm, OP
1dB
 = 1.8 dBm
IP
1dB
 = 23 dBm, OP
1dB
 = 11.6 dBm
1 dB
In
s
e
rt
io
n
 L
o
s
s
 (
d
B
)
1 dB
0 5 10 15 20
-20
-15
-10
-5
0
5
10
 
O
u
tp
u
t 
P
o
w
e
r 
(d
B
m
)
Input Power (dBm)
 Measurement at 40 GHz
 Measurement at 60 GHz
-20
-15
-10
-5
0
5
10
IP
1dB
 = 14 dBm, OP
1dB
 = 0 dBm
IP
1dB
 = 18 dBm, OP
1dB
 = 6.4 dBm
1 dB
In
s
e
rt
io
n
 L
o
s
s
 (
d
B
)
1 dB
 52 
 
 
2.3 A Millimeter-Wave CMOS Dual-Bandpass T/R Switch with Dual-Band LC 
Network (Design 2) 
This section presents a new CMOS dual-bandpass T/R switch operating 
simultaneously in two different frequency bands of 17.2–27.3 and 52.5–66.5 GHz, 
which cover the unlicensed bands around 24 and 60 GHz, realized in a 0.18-µm SiGe 
BiCMOS process [27]. The T/R switch consists of dual-band LC networks and dual-
band resonators with shunt nMOS transistors, and it shows not only switching but also 
band-pass filtering functions. Moreover, the switch has multiple ports with concurrent 
dual-band characteristics at each port and can be employed in multi-band RF systems. 
 
2.3.1 Dual-Band Quarter-Wavelength LC Circuit 
Fig. 2.21(a) shows a transmission line (Zb and θb) loaded with shunt open stubs 
(Za and θa) at both ends, which behaves equivalently as a quarter-wavelength TL at two 
different desired frequencies (f1 and f2) [28], where Za, Zb, θa and θb represent the 
characteristic impedance and the electrical lengths of the shunt and series sections. 
By setting that the matrix of the three sections in Fig. 2.21(a) is equal to that of 
conventional quarter-wavelength (λ/4) transmission line (TL) at two desired frequencies 
(f1 and f2), the matrix can be expressed by cascading the sections as  
_ 1, 2 _ 1, 2
_ 1, 2 _ 1, 2 _ 1, 2
_ 1, 2
1 0 cos sin 1 0
tan tan tan
1 cos 1
0
1
0
b f f b b f f
a f f b f f a f f
b f f
a b a
c
c
jZ
j j j
Z Z Z
jZ
j
Z
 
  

     
     
× ×     
          
 
 
 
  
 (2.32) 
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, where Zc is characteristic impedance of a conventional λ/4 TL. 
From (2.32), relation of Za, Zb, θa and θb can be obtained as  
_ 1
_ 1sin
c
b f
b f
Z
Z


  and _ 2
_ 2sin
c
b f
b f
Z
Z


   (2.33) 
_ 1 _ 1 _ 1 _ 1tan tana f b f a f b fZ Z    and _ 2 _ 2 _ 2 _ 2tan tana f b f a f b fZ Z    (2.34) 
  
 , where the subscripts f1 and f2 denote the corresponding frequencies. 
Solving (2.33) yields a relation of _ 1b f  and _ 2b f  as  
 
(a) 
  
(b)      (c) 
Fig. 2.21. (a)  Quarter-wavelength transmission line at two different frequencies (Model 1), (b) 
and (c) proposed equivalent dual-band LC networks (Model 2 and 3). 
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_ 2 _ 1b f b fn         (2.35) 
, where n = 1, 2, 3, …, and with the relation of θb_f1, θb_f2, f1 and f2 obtained as 
_ 1 1
_ 2 2
b f
b f
f
f

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   (2.36) 
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And, when n = 1 for the shortest length,  
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   (2.38) 
And, the solution of (2.34) in order to obtain _ 1a f  and _ 2a f  is  
_ 1 _ 2a f a fn         (2.39) 
, where n = 1, 2, 3, …, and with the relation of θa_f1, θa_f2, f1 and f2 obtained as  
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a f
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It can also be deduced that 
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And, when n = 1 for the shortest length,  
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_ 1
1 2
a f
f
f f

 

 and 
2
_ 2
1 2
a f
f
f f

 

   (2.42) 
From (2.38), (2.42) and desirable f1 and f2, _ 1a f , _ 2a f , _ 1b f , _ 2b f , Za and Zb 
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can be obtained. 
This TL circuit is not suitable for silicon RFICs due to the large size of the 
required TLs even at millimeter-wave frequencies. This issue, however, can be 
overcome by implementing the equivalent lumped-element network as shown in Figs. 
2.21(b) and (c), where the series L-C (A’) and the 1st and 2nd order LC pi networks (B’) 
replace the open stub (A) and series TL section (B), respectively.  
 The required inductance (L1) and capacitance (C1) can be obtained by equating 
its input impedance to the input impedance of the open stub as 
tan
tan tan
sh L a a a
in a
a L a a
Z jZ Z
Z Z
Z jZ j

 

 

  (2.43) 
2
1 1 1
1
1 1
11
in
L C
Z j L
j C j C


 

     (2.44) 
2
_ 11 1
1 _ 1
1
tan
a f
a f
ZL C
j C j

 

    (2.45) 
from which 
2
_ 1
1
_ 1 0
tan
1
a f
a f
C
Z
 
 
  
   
   
  (2.46)  
1 2 2 2
1 0 _ 1 0
1 1
tan
a
a f
Z
L
C

   
  ×

  (2.47) 
where ω0 is the center frequency between the dual-band frequencies (f1 and f2). 
For the 1
st
 order LC pi network in Fig. 2.21(b), each half of it should behave 
equivalently to a half of the TL in Fig. 2.21(a). Equating the corresponding ABCD-
parameters as  
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For the 2
nd
 order LC pi network in Fig. 2.21(c), each half of it should behave 
equivalently to a half of the TL in Fig. 2.21(a). Equating the corresponding ABCD-
parameters as  
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
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Fig. 2.22 shows the simulated return loss, insertion loss, phase and input 
admittance of the dual-band transmission line and the proposed lumped-element 24/60-
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GHz dual-band networks. Models 1 and 3 clearly shows two pass and one stop bands, 
and λ/4 property (±90º) and the same input admittance at 24 and 60 GHz when the 
output ports of Models 1 and 3 are terminated with 50 . However, even though Model 
2 shows λ/4 property (±90º) at 24 and 60 GHz, it does not show two clear pass bands 
and the same input admittance at 24 and 60 GHz. To summarize, Model 3 is proposed as 
equivalent LC network of Model 1.  
  
(a)      (b) 
  
(c)      (d) 
Fig. 2.22. Simulated return losses (a), insertion loss (b), phase response (c) and input admittance 
(d) of the 24/60-GHz dual-band transmission line and LC networks (Model 1, 2 and 3) shown in 
Fig. 2.21. 
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2.3.2 24/60-GHz Dual-Bandpass Filtering T/R Switch 
Fig. 2.23(a) shows the conventional dual-band resonator (left) and the 
implementation of the shunt switch by replacing Cr with an nMOS transistor (Msh) (right) 
for switching function. The transistor is approximately equivalent to the channel 
resistance (Ron) and off-capacitance (Coff) when 1.8 and 0 V are applied to gate, 
respectively. Body-floating technique with deep n-well is applied to all the nMOS 
transistors not only to increase the isolation, but also to decrease the parasitic 
capacitances associated with the transistors.  Fig. 2.23(b) shows the designed T/R switch 
with one transmitter (TX) port, two receiver (RX) ports, and two antenna (ANT) ports, 
where the two identical TX-ANT-RX sections are symmetrically placed with respect to 
the TX port. All the element values for the final design are listed in Table 2.2.  The dual-
band resonator with the nMOS transistor shown in Fig. 2.23(a) is connected in shunt at 
the end of each port and the dual-band LC network connects ANT ports to the TX and 
RX ports. In Fig. 2.23(b), Ceq1 and Leq1 at A, B and C, and Ceq2 and Leq2 at ports 4 and 5 
are obtained as  
1 1
2
n
eq
C
C C      (2.54) 
1
1
1
1 1
2
eq
n
L
L L

 
  
 
    (2.55) 
2 1eq nC C C       (2.56) 
1
2
1
1 1
eq
n
L
L L

 
  
 
    (2.57) 
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, where Cn, Ln are elements of the dual-band resonator and C1, L1 are of the dual-band 
 
(a) 
 
(b) 
 
(c) 
Fig. 2.23. Schematics of the 24/60-GHz dual-band resonator (a) and dual-bandpass T/R switch 
(b) and (c). 
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LC circuit.  
The designed T/R switch has two different operation modes: receiving and 
transmitting. In the receiving mode inferred from Fig. 2.23(c), MT at TX port is turned 
on while all other transistors are turned off. Under this condition, switching points B and 
C appear as on-state looking toward the RX1, RX2 ports and off-state looking into the 
TX port at the two pass-bands’ frequencies through the dual-band LC networks and off-
state (MR) and on-state (MT) transistors, respectively. For the transmitting mode deduced 
from Fig. 2.23(c), MT and MA1 (or MA2) are turned off while the rest of the transistors are 
turned on. The TX port to ANT 1 (or ANT 2) port via the A and B (or C) is in on-state; 
on the other hand, the ANT 1 and 2 ports to RX 1 and 2 ports are in off-state at the two 
pass-bands’ frequencies through the dual-band LC network and on-state transistors (MR). 
This T/R switch is configured for use in a particular phased-array system in which 
vertically and horizontally polarized signals are transmitted separately and received 
simultaneously. It can be implemented in a front-end module similar to that proposed in 
[29]. 
Table 2.2 
Dual-Band Band-Pass Filtering T/R Switch’s Parameters 
 
C2 20 fF Ceq1 84 fF 
Ceq2 103 fF L2 165 pH 
Lr 230 pH Leq1 193 pH 
Leq2 138 pH Za 82 Ω 
Zb 52 Ω Ɵa, Ɵb 2π/7 
Rg 1 kΩ VT, VR, VA1, VA2 0, 1.8 V 
MT, MA1, MA2, MR 0.18 µm / 102.4 µm Ron 10 Ω 
Coff 61.5 fF   
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The CMOS T/R switch was fabricated using a TowerJazz 0.18-µm SiGe 
BiCMOS process [30]. Due to the limited ports on the network analyzer, only three ports 
(TX, ANT1, RX1) of the T/R switch could be measured to verify its performance. The 
un-measured ports (Port 3 and 5 in Fig. 2.23(c)) are terminated with 50-Ω. Fig. 2.24 
shows a microphotograph of the fabricated T/R switch that occupies 1671 µm × 692 µm 
excluding all the test pads. 
 
 
 
 
 
 
 
Fig. 2.24. Microphotograph of the fabricated 24/60-GHz dual-bandpass T/R switch. The port 
numbers correspond to those in Fig. 2.23(c). 
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2.3.3 Simulation and Measurement Results 
Fig. 2.25 shows the measured and simulated insertion loss (IL), return loss (RL), 
and isolation (ISO) of the designed T/R switch for the receiving and transmitting 
operating modes. The measured and simulated results show good agreement. For the 
receiving mode as shown in Fig. 2.25(a), the measured ILs (S42) are 4.5 and 5 dB at 24 
and 60 GHz, respectively. The measured 3-dB bandwidths (BW) are from 17.2 to 27.3 
GHz and from 52.5 to 66.5 GHz. The measured input (S22), output (S44) RLs are 16 and 8 
dB at 24 GHz, and 11.5 and 14 dB at 60 GHz. The measured ISOs between the TX (Port 
1) and RX (Port 4) are 16 and 18.3 dB at 24 and 60 GHz, respectively. Stop-band 
rejection of over 40 dB is from 36.2 to 40.8 GHz and the peak rejection is 61.5 dB at 
38.4 GHz. For the transmitting mode as shown in Fig. 2.25(b), the measured ILs (S21) at 
24 and 60 GHz are 6.7 and 8.5 dB, respectively. The measured 3-dB BWs are 17.1–26.7 
and 52.8–65.2 GHz. The measured input (S11), output (S22) RLs are 10, 10.2 dB at 24 
GHz and 12.7, 12.6 dB at 60 GHz, respectively. The TX–RX measured ISOs (S41) are 
18.2 and 20.8 dB at 24 and 60 GHz, respectively. Stop-band rejection exceeding 40 dB 
is from 35.8–41.3 GHz and the peak rejection is 65.5 dB at 38.3 GHz. The ILs at 24 and 
60 GHz in the transmitting mode are little bit higher than those in the receiving mode 
because of two switching points (A, B or A, C in Fig. 2.23(c)) in the transmitting path as 
compared to only one switching point (B or C in Fig. 2.23(c)) in  the receiving path. 
Fig. 2.26(a) and (b) show the measured output power and IL versus input power 
of the designed T/R switch for different transmitting modes. When single tones at 24 and 
60 GHz are applied, the measured input and output 1-dB compression points (IP1dB and 
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OP1dB) are 23.3 and 15.4 dBm at 24 GHz, and 18.4 and 9.1 dBm at 60 GHz, respectively, 
 
(a) 
 
(b) 
Fig. 2.25. Measured and simulated results of the 24/60-GHz dual-bandpass T/R switch: (a) 
receiving and (b) transmitting operations. 
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as shown in Fig. 2.26(a).  For concurrent dual-tone (24-/60-GHz) input, the IP1dB and 
OP1dB are 19 and 11.3 dBm measured at 24 GHz, and 16.8 and 7.8 dBm measured at 60 
GHz, respectively. The measured P1dB 60 GHz is lower than those at 24 GHz due to 
higher nonlinear parasitic capacitances of the off-state shunt transistors at 60 GHz. The 
increased IL occurred beyond the IP1dB point is due to the loss compression resulted 
from the power compression.  
Fig. 2.26(c) and (d) show the measured third-order intercept point (IP3) for 
single-band transmitting modes with two tones spaced 100 MHz apart. At 24 GHz as 
shown in Fig. 2.26(c), the measured IIP3 and OIP3 are 31.5 and 24 dBm, respectively. At 
60 GHz, the measured IIP3 and OIP3 are 31.5 and 24 dBm, respectively, as shown in Fig. 
2.26(d).  
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(a)      (b) 
 
(c)      (d) 
Fig. 2.26. Measured P1dB of the designed T/R switch with 24-GHz and 60-GHz single-tone input 
(a) and 24-/60-GHz concurrent dual-tone input (b), and measured IP3 for single-band mode at 24 
GHz (c) and 60 GHz (d). 
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2.4 High-Isolation Multi-Mode Multi-Function 24/60-GHz CMOS Dual-Band 
Band-Pass Filtering SPDT and T/R Switches (Design 3) 
In this chapter, we report the development of new 0.18-µm CMOS dual-band 
band-pass filtering SPDT and T/R switches operating in two different frequency bands 
centered around 24 and 60 GHz. These switches can operate in a variety of separate and 
concurrent modes, either in single-band, dual-band, transmission, reception, or 
simultaneous transmission and reception, with band-pass filtering and enhanced isolation. 
They can also function as a diplexer with switching capability. The T/R switch, 
especially, allows the transmission and reception in multi-band to be carried out 
simultaneously with a single antenna – a highly desirable feature for multi-band RF 
systems, which cannot be achieved with conventional T/R switch that can only transmit 
and receive signals at different times – which could help expand the usage or 
applications of RF systems. The designs of the 24/60-GHz dual-band band-pass filtering 
SPDT and T/R switches involve the designs of the individual single-band 24- and 60-
GHz band-pass filtering SPST switches. The architectures, designs, and analyses of 
these single-band band-pass filtering SPST switches and dual-band band-pass filtering 
SPDT and T/R switches are described in this chapter. Analytical equations for the 
switches’ insertion losses and isolations are derived and can be used for possible trade-
off between the insertion loss and isolation in a design. 
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2.4.1 Single-Band 24- and 60-GHz Band-Pass Filtering SPST Switches   
The single-band 24- and 60-GHz band-pass filtering SPST switches are designed 
based on a second-order band-pass filter (BPF) with admittance inverters (J-inverters) 
and parallel resonators as shown in Figs. 2.27(a) and (b), respectively. The BPF design 
procedure was already described in Sec. 2.1.5. The 24- and 60-GHz filters have 0.01 dB 
ripple with a fractional bandwidth of 30 % centered at 24/60 GHz and more than 50-dB 
rejection at 60/24 GHz, respectively. The elements’ values for the 24- and 60-GHz filters 
are Cr1, r2 = 343, 165 fF and Lr1, r2 = 120, 40 pH at 24, 60 GHz, respectively, and ZS, ZL = 
50 Ω. The filter would behave as a SPST switch with band-pass filtering characteristics 
when the capacitors of the filter’s resonators are replaced with transistors biased for on- 
and off-state operations. 
  
(a)      (b) 
  
(c)      (d) 
Fig. 2.27. Schematics of the band-pass filtering SPST switches: (a) 24-GHz band-pass filter and 
J-inverter implementation, (b) 60-GHz band-pass filter and J-inverter implementation, (c) 24-
GHz band-pass filtering SPST switch, and (d) 24-GHz band-pass filtering SPST switch. 
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Figs. 2.27(c) and (d) show the schematics of the 24- and 60-GHz band-pass 
filtering SPST switches, respectively. The series inductor 
24
01, 23j jL  and capacitor 
60
01, 23j jC  
in J01 and J23 of the 24- and 60-GHz band-pass filtering SPST switches have low- and 
high-pass responses, respectively, prohibiting the 60- and 24-GHz signals from passing 
through them, respectively. This useful feature, achieved by unique arrangements of the 
SPST topologies, enables the dual-band band-pass filtering 24/60-GHz SPDT and T/R 
switches formed by these SPST switches to separate the input signals at 24 and 60 GHz 
to produce the dual-band band-pass filtering responses. 
The ABCD matrices of the 24- and 60-GHz SPST switch in Figs. 2.27(c) and (d) 
can be derived as 
01 12 23
1 0 1 01 1 1
1 10 1 0 1 0 1
r r
j j j
nMOS L nMOS L
Z Z Z
ABCD
Y Y Y Y
        
 × × × ×                 
 (2.58) 
where 
24
01 01j jZ j L  or 
60
011/ jj C , 
24
12 12j jZ j L   or 
60
12jj L , and 
24
23 23j jZ j L  or 
60
231/ jj C  are the impedances of J01, J12 and J23 in the 24- or 60-GHz SPST switch, 
respectively;  24, 60 24, 601 1 M M M MnMOS eq chY j C R   is the admittance of shunt transistor 
M24 or M60, respectively, with 
24M
chR  ,
24M
eqC  and 60MchR  ,
60M
eqC  being the equivalent 
resistance, capacitance of M24 and M60, respectively; and 
24,601
rL r
Y j L  is the 
respective admittance of inductors 24,60
rL . 
The transmission coefficient (T) of the 24- and 60-GHz SPST switch can be 
derived from (2.58) as  
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   (2.59)  
where  0 01eq r ch jA C L R Z Z    ,  0 01r ch eq jB j L R C Z Z     , 0 01jC Z Z 
   0 01 12 12 0 012eq r ch j j j jD C L R Z Z Z Z Z Z        ,
   0 01 12 12 0 012 2r j j ch eq r j jE j L Z Z Z R C L Z Z Z        ,  12 0 01j jF Z Z Z   and Z0 is 
the source impedance. Note that there are two different values for Ceq (
24M
eqC or
60M
eqC ), Rch 
( 24M
chR or
60M
chR ), Lr (
24
rL or
60
rL ), Zj01 (
24
01jj L or
60
011/ jj C ), Zj12 (
24
12jj L or
60
121/ jj L ) and 
Zj23 (
24
23jj L  or 
60
231/ jj C ) corresponding to the 24- or 60-GHz SPST switch. T 
represents the insertion loss (Ton) or isolation (Toff) of the on- and off-state SPST 
switches, respectively.  
Fig. 2.28 shows the insertion loss of the off-state transistors M24 (
24 340MeqC fF ) 
and M60 (
60 190MeqC fF ) at 24 and 60 GHz with respect to the quality factor  
(
24 241 M Mch eqQ R C  and 
60 601 M Mch eqR C ), calculated using (2.59)  Fig. 2.28 shows that the 
Q of the off-state transistors employed in the SPST switches affects substantially the 
switches’ insertion loss and causes a relatively high insertion loss at 60 GHz, where the 
Q is around 28 as seen in Fig. 2.28. Equation (2.59) will be used to derive the insertion 
loss and isolation of the SPDT and T/R switches to be described in Sec. 2.4.2 and 2.4.3.  
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2.4.2 24/60-GHz Dual-Band Band-Pass Filtering SPDT Switch 
Unlike conventional single-band SPDT switches consisting of two identical 
SPST switches operating at same frequencies, the 24/60-GHz dual-band band-pass 
filtering SPDT switch is comprised of two band-pass filtering SPST switches operating 
at two different frequency bands centered at 24 and 60 GHz as shown in Fig. 2.29. This 
SPDT switch is part of the T/R switch to be described in Sec. 2.4.3. Due to two different 
pass-bands inherently created by the constituent 24- and 60-GHz band-pass filtering 
SPST switches, whose topologies are especially configured as described in Sec. 2.4.1, 
the 24/60-GHz dual-band band-pass filtering SPDT switch can also be used as a diplexer 
with switching function for the 24- and 60-GHz bands. The 24/60-GHz dual-band band-
pass filtering SPDT switch can operate in three different modes as follows: 
  
(a)      (b) 
Fig. 2.28. Simulated insertion losses of the 24- and 60-GHz SPST switches versus Q of the off-
state transistors: Transistor M24 at 24 GHz (a) and Transistor M60 at 60 GHz (b). 
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24-GHz Single-Band Operation Mode 
The 24-GHz operation mode is described in the equivalent circuits of the 24/60-GHz 
dual-band band-pass filtering SPDT switch as shown in Fig. 2.30(a). It is obtained 
when transistors M24 in the 24-GHz SPST are biased in off-state, which are 
represented by equivalent capacitors 
24M
eqC , and transistors M60 in the 60-GHz SPST 
are in on-state represented by equivalent channel resistors 60M
chR . Under these bias 
conditions at 24 GHz, the 24-GHz path is approximately matched to the input of the 
SPDT while the 60-GHz path approaches an approximate open circuit through the J-
inverters J01 and J23. Consequently, most of the 24-GHz input signal is transmitted 
through the 24-GHz SPST switch.  
The insertion loss S31 and isolation between the two output ports S23 can be 
derived as  
 
Fig. 2.29. Schematic of the 24/60-GHz dual-band band-pass filtering SPDT switch. 
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2460
31
24 60
off
onon off
Z
S T
Z Z


   (2.60) 
 
24 60
23 on offS T T    (2.61) 
, where 
24
onZ  and 60
offZ  are the corresponding input impedances Z24 and Z60 (shown in 
Fig. 2.29) looking into the on-state 24-GHz path (with M24 off) and off-state 60-GHz 
path (with M60 on), respectively, and  
 24 60
on off
T  denotes the insertion loss (Ton) or 
isolation (Toff) from (2.59) at 24(60) GHz, respectively.  
 
 
  
(a)      (b) 
 
(c) 
Fig. 2.30. Operations of the 24/60-GHz dual-band band-pass filtering SPDT switch: (a) 24-GHz 
single-band operation, (b) 60-GHz single-band operation, and (c) 24/60-GHz concurrent dual-
band operation. 
 
Port 3
(ON)
Port 1
(IN)
24 GHz Signal
Lj01
24 24Lj12
Lr
24
Lj12
60Cj01
60
Lr
60
Ceq
M24
Rch
M60
Lr
24
Lr
60
Ceq
M24
Rch
M60
Lj23
24
Cj23
60
Port 2
(OFF)
Port 1
(IN)
Port 2
(ON)
60 GHz Signal
Lj01
24 24Lj12
Lr
24
Lj12
60
Cj01
60
Lr
60
Rch
M24
Ceq
M60
Lr
24
Lr
60
Rch
M24
Ceq
M60
Lj23
24
Cj23
60
Port 3
(OFF)
Port 3
(ON)
Port 1
(IN)
Port 2
(ON)
24 GHz Signal
60 GHz Signal
Lj01
24 24Lj12
Lr
24
Lj12
60
Cj01
60
Lr
60
Ceq
M60
Ceq
M24
Lr
24
Lr
60Ceq
M60
Ceq
M24
Lj23
24
Cj23
60
 73 
 
 
60-GHz Single-Band Operation Mode 
The 60-GHz operation mode can be inferred from Fig. 2.30(b) corresponding to 
transistors M24 in on-state, represented by equivalent channel resistors 
24M
chR , and 
transistors M60 in off-state characterized with equivalent capacitors 
60M
eqC . The 60-
GHz path is approximately matched to the input of the SPDT at 60 GHz while the 
24-GHz path presents an approximate open circuit, hence forcing the majority of the 
60-GHz input signal to traverse the 60-GHz SPST switch.  
The insertion loss S21 and isolation between the two output ports S32 are 
obtained as 
6024
21
24 60
off
onoff on
Z
S T
Z Z


  (2.62) 
 
24 60
32 off onS T T   (2.63) 
, where 
24
offZ  and 60
onZ  are the corresponding input impedances Z24 and Z60 (shown in 
Fig. 2.29) looking into the 24-GHz path with M24 on and 60-GHz path with M60 off, 
respectively. 
 
24/60-GHz Concurrent Dual-Band Operation Mode 
The 24/60-GHz concurrent dual-band operation mode is described in the equivalent 
circuit as shown in Fig. 2.30(c). In this operation, transistors M24 and M60 are biased 
off-state represented by 
24M
eqC  and 
60M
eqC . The 24-GHz path simultaneously presents 
approximate matching and open circuit to the input of the SPDT at 24 and 60 GHz, 
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respectively. On the other hand, the 60-GHz path concurrently provides approximate 
matching and open circuit to the SPDT’s input at 60 and 24 GHz, respectively. As a 
result, the 24- and 60-GHz signals are routed separately, yet concurrently, through 
the 24- and 60-GHz SPST switches, respectively. 
The insertion losses, S31 and S21, and isolation S32 can be derived as 
 
2460
31
24 60
on
onon on
Z
S T
Z Z


   (2.64) 
 
6024
21
24 60
on
onon on
Z
S T
Z Z


  (2.65)  
 24 60
32 on onS T T   (2.66)  
The foregoing qualitative analysis gives the operation principles of the 24/60-
GHz dual-band band-pass filtering SPDT switch in three different operating modes 
and verifies that it can support both concurrent dual-band and single-band operations. 
 
2.4.3 24/60-GHz Dual-Band Band-Pass Filtering T/R Switch 
Fig. 2.31 shows the schematic of the 24/60-GHz dual-band band-pass filtering 
T/R switch implemented using four SPST switches (or three SPDT switches). It has five 
different ports:  Port 1 is the transmitting (TX) port for both 24- and 60-GHz signals; 
Port 2 (ANT1) and Port 3 (ANT2) are the antenna ports for both 24 and 60 GHz; and Port 
4 (RX1) and Port 5 (RX2) are the receiving (RX) ports for 24- and 60- GHz signals, 
respectively. The antenna (ANT) ports could belong to a single antenna with two ports 
operating concurrently at 24 and 60 GHz or two different antennas operating 
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concurrently at 24 and 60 GHz. Table 2.3 shows the T/R switch’s design parameters and 
their values.  
The 24/60-GHz dual-band band-pass filtering T/R switch can function in various 
 
Fig. 2.31. Schematic of the 24/60-GHz dual-band band-pass filtering T/R switch. 
 
 
 
Table 2.3 
Dual-Band Band-Pass Filtering T/R Switch’s Parameters 
 
M24 420 µm / 0.18 µm M60 280 µm / 0.18 µm 
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Lj01_24, Lj23_24 330 pH Lj12_24 360 pH 
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L24 248 pH L60 35 pH 
Rip 10 kΩ Rd 20 kΩ 
Rg 1 kΩ Vdd 1.8 V 
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operating modes consisting of three transmitting modes (24-GHz TX, 60-GHz TX and 
24/60-GHz concurrent TX), three receiving modes (24-GHz RX, 60-GHz RX and 24/60-
GHz concurrent RX), and four concurrent transmitting and receiving modes (24-GHz 
TX/RX, 60-GHz TX/RX, 24-GHz TX/60-GHz RX and 24-GHz RX/60-GHz TX). Fig. 
2.4.6 shows the concurrent operation modes at 24 GHz (24-GHz TX/RX), 60 GHz (60-
GHz TX/RX), and 24/60 GHz (24-GHz RX/60-GHz TX) of the T/R switch and their 
equivalent circuits. Other operating modes can also be illustrated similarly.    
One of the most crucial requirements in multi-band T/R switches designed for 
concurrent TX and RX operations with a single antenna is the isolation between the TX 
and RX ports under the concurrent operation. Conventional T/R switches, either single- 
or multi-band operation, are not suitable for concurrent TX and RX operations at the 
same frequency due the need of turning both the TX and RX paths on at the same time. 
The proposed 24/60-GHz dual-band band-pass filtering T/R switch overcomes the 
isolation problem and enables concurrent transmitting and receiving operations due to 
two reasons. First, different frequency bands are used in adjacent TX and RX ports, 
hence facilitating increased isolation between TX and RX ports - for example, between 
the TX port at Port 1 and RX port at Port 5 in Fig. 2.31, in which the 24GHz SPST1 
between Port 1 and Port 3 is operated at 24 GHz, while the 60GHz SPST2 between Port 
3 and Port 5 is operated at 60 GHz. Second, the actual isolation is provided by a 
combination of the isolation caused by the off-state of the SPST switch and the stop-
band rejection of the band-pass filter of the off-state SPST switch. This is particularly 
useful for CMOS switches at millimeter wave frequencies since increased parasitic 
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capacitances of off-state MOSFETs at these frequencies could limit the isolation [19].  
For illustration purpose, we examine the TX/RX concurrent operations at 24 and 60 GHz 
as shown in Fig. 2.32 in view of the TX-RX isolation. 
 
24-GHz TX/RX Concurrent Operation 
The 24-GHz TX/RX concurrent operation mode is described in the equivalent circuit, 
shown in Fig. 2.32(a), which corresponds to the 24GHz SPST1 and SPST2 and the 
60GHz SPST1 and SPST2 in Fig. 2.31 being on and off, respectively. In this 
  
(a)      (b) 
 
(c) 
Fig. 2.32. Operations of the 24/60-GHz dual-band band-pass filtering SPDT switch: (a) 24-GHz 
single-band operation, (b) 60-GHz single-band operation, and (c) 24/60-GHz concurrent dual-
band operation. 
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operation, the isolation between Port 1 (TX port) and Port 4 (RX1 port) is primarily 
due to the isolation at 24 GHz caused by the 60GHz SPST1 being in off-state and the 
rejection at 24 GHz of the band-pass function of the 60GHz SPST1.  
 The insertion losses S31, S42 and isolation (S41) between Port 1 (TX port) 
and Port 4 (RX1 port) can be derived as 
 
1,60 3,60 24
31
1,24 1,60 3,24 3,60
off off
onon off on off
Z Z
S T
Z Z Z Z
  
        
  (2.67) 
 
2,60 24
42
2,24 2,60
off
onon off
Z
S T
Z Z
 
    
  (2.68) 
 
1,24 2,24 60
41 42 21 42
1,24 1,60 2,24 2,60
on on
offon off on off
Z Z
S S S S T
Z Z Z Z
  
         
  (2.69)  
, where 
 
1(2,3),24(60)
on off
Z  are the impedances denoted in Fig. 2.31 looking into the on (off)-
state 24(60GHz) path at Ports 1, 2 and 3, respectively. 
 
60-GHz TX/RX Concurrent Operation 
60-GHz TX/RX concurrent operation mode is described in the equivalent circuit as 
shown in Fig. 2.32(b) corresponding to the 60GHz SPST1 and SPST2 and 24GHz 
SPST1 and SPST2 in Fig. 2.31 being on and off, respectively. In this operation, the 
isolation between Port 1 (TX port) and Port 5 (RX2 port) is mainly contributed by the 
off-state of the 24GHz SPST1 at 60 GHz and the rejection at 60 GHz of the 24GHz 
SPST1’s band-pass filter. 
The insertion losses S21, S53 and isolation S51 between Port 1 (TX port) and Port 5 
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(RX2 port) can be derived as 
1,24 2,24 60
21
1,24 1,60 2,24 2,60
off off
onoff on off on
Z Z
S T
Z Z Z Z
  
        
   (2.70) 
3,24 60
53
3,24 3,60
off
onoff on
Z
S T
Z Z
 
    
    (2.71)  
 
1,60 3,60 24
51 53 31 53
1,24 1,60 3,24 3,60
on on
offoff on off on
Z Z
S S S S T
Z Z Z Z
  
         
  (2.72) 
 
24-GHz RX/60-GHz TX Concurrent Dual-Band Operation 
The 24-GHz RX/60-GHz TX concurrent dual-band operation mode is described in 
the equivalent circuit shown in Fig. 2.32(c), which corresponds to the 24GHz SPST2, 
60GHz SPST1 and 24GHz SPST1, 60GHz SPST2 in Fig. 2.31 being on and off, 
respectively. In this operation, the isolation between Port 1 (TX port) and Port 4 (RX1 
port) is mostly determined by the rejections at 24 and 60 GHz of the 60GHz SPST1 
and 24GHz SPST2’s band-pass filters. 
24-GHz RX/60-GHz TX concurrent dual-band operation mode is described in the 
equivalent circuit shown in Fig. 2.32(c), which corresponds to the 24GHz SPST2 in 
Fig. 2.31 being on and off, respectively. In this operation, the isolation between Port 
1 (TX port) and Port 4 (RX1 port) is mostly determined by the rejections at 24 and 60 
GHz of the 60GHz SPST1 and 24GHz SPST2’s band-pass filters. 
The insertion losses S21, S42 and isolation S41 between Port 1 (TX port) and Port 
4 (RX1 port) can be derived as 
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1,24 2,24 60
21
1,24 1,60 2,24 2,60
off on
onoff on on on
Z Z
S T
Z Z Z Z
  
        
   (2.73)  
 
2,60 24
42
2,24 2,60
on
onon on
Z
S T
Z Z
 
    
   (2.74)  
 
1,24 2,24 60
41 42 21 42
1,24 1,60 2,24 2,60
off on
onoff on on on
Z Z
S S S S T
Z Z Z Z
  
         
  (2.75)  
 
  The 24/60-GHz dual-band band-pass filtering SPDT and T/R switches were 
designed and fabricated on a TowerJazz 0.18-µm SiGe BiCMOS process [27].  Fig. 2.33 
shows the microphotographs of the SPDT switch and a part of the T/R switch. The 
fabricated partial T/R switch with 3 ports shown in Fig. 2.33(b) allows the 60-GHz 
transmitting and 24-GHz receiving modes to be measured using a 3-port vector network 
analyzer, and the results can be used to estimate accurately the performance for the 60-
GHz receiving and 24-GHz transmitting modes due to the symmetrical structure of the 
T/R switch.     
 
 
2.4.4 Simulation and Measurement Results 
The fabricated 24/60-GHz dual-band band-pass filtering SPDT and T/R switches 
were measured on-wafer using Rhode & Schwarz vector network analyzer and Cascade 
probe station.  
Fig. 2.34 shows the measured and simulated insertion losses, return losses and 
isolations of the SPDT and T/R switches. The ports corresponding to the measurement 
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parameters are denoted in Fig. 2.33. The results of the SPDT switch are for the 24-GHz 
and 60-GHz single-band operation modes and the 24/60-GHz concurrent dual-band 
operation mode as described in Sec. 2.4.2.  
 
 
 
(a) 
 
(b) 
Fig. 2.33. Microphotographs of the 24/60-GHz dual-band band-pass filtering SPDT switch (a) 
and T/R switch’s part (b). The port numbers in (a) and (b) correspond to those in Fig. 2.31, 
respectively. 
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The results of the T/R switch are for the 24-GHz RX operation, 60-GHz TX operation, 
  
(a)      (b) 
  
(c)      (d) 
  
(e)      (f) 
Fig. 2.34. Measured and simulated results of the 24/60-GHz dual-band band-pass filtering SPDT 
and T/R switches: (a) and (b) 24-GHz operation, (c) and (d) 60-GHz operation, and (e) and (f) 
24/60-GHz concurrent operation. 
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and the concurrent dual-band operation of 24-GHz RX (with 2 and 4 as input and output 
ports, respectively) and 60-GHz TX (with 1 and 2 as input and output ports, respectively)  
as described in Sec. 2.4.3. As mentioned in Chapter II, the results of the concurrent 24-
GHz TX and 60-GHz RX operation are similar to those of the 24-GHz RX and 60-GHz 
TX operation. As can be seen, the results show good agreement between simulations and 
measurements.  
Figs. 2.34(a) and (b) shows the results for the 24-GHz operation mode. The 
measured insertion losses of the SPDT (
31
SPDTS ) and T/R ( 42
TRS ) switches are 3 and 2.9 dB 
at 24 GHz, respectively. The measured 3-dB bandwidths of the SPDT and T/R switches 
are from 14.7–30.3 GHz and 14.6–30.3 GHz, respectively. The measured input (
11
SPDTS , 
22
TRS ), output ( 33
SPDTS  , 44
TRS ) return losses of the SPDT and T/R switches under on-state 
are 32, 32 dB and 32, 35 dB at 24 GHz, respectively. The measured isolations between 
the output ports of the SPDT (
32
SPDTS ) and the TX and RX ports of the T/R ( 41
TRS ) 
switches are 56 and 53 dB at 24 GHz, respectively.  
Figs. 2.34(c) and (d) shows the measured and simulated results for the 60-GHz 
operation mode. The measured insertion losses of the SPDT (
21
SPDTS ) and T/R ( 21
TRS ) 
switches are 9.4 and 8.7 dB at 60 GHz, respectively. The measured 3-dB bandwidths of 
the SPDT and T/R switches are 48.5–64.3 GHz and 46.8–62.8 GHz, respectively. The 
measured input (
11
SPDTS , 11
TRS ), output ( 22
SPDTS , 22
TRS ) return losses of the SPDT and T/R 
switches under on-state are 7.5, 12 dB and 7, 11.5 dB at 60 GHz, respectively. The 
measured isolations between the output ports of the SPDT (
32
SPDTS ) and the TX and RX 
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ports of the T/R (
41
TRS ) switches are 43 dB at 60 GHz.  
Figs. 2.34(e) and (f) shows the measured and simulated results for the 24/60-GHz 
concurrent operation mode. The measured insertion losses of the SPDT ( _ 24
31
SPDT GHzS , 
_ 60
21
SPDT GHzS ) and T/R ( _ 2442
TR GHzS  , _ 6021
TR GHzS ) switches are 3, 9.4 dB and 3, 8.8 dB at 24 
and 60 GHz, respectively. It is worth to note that these switches incur no additional loss 
in the concurrent operating mode as compared to the separate individually operating 
modes, which validates the concurrent design technique and dictates how well it was 
executed. The dual-band 3-dB bandwidths of the SPDT and T/R switches are 14.6–30.4 
GHz, 48–62.4 GHz and 14.6–30.3 GHz, 48.4–64.8 GHz, respectively. The measured 
input ( _ 24 _60
11
SPDT GHz GHzS ), output ( _ 2433
SPDT GHzS  , _6022
SPDT GHzS ) return losses of the SPDT 
switch under on-state are 34, 35 dB at 24 GHz and 12, 6.8 dB at 60 GHz, respectively. 
The measured input ( _ 60
11
TR GHzS  , _ 2422
TR GHzS ), output ( _ 6022
TR GHzS  , _ 2444
TR GHzS ) of the T/R 
switches under on-state are 30, 36 dB at 24 GHz and 11, 7.8 dB at 60 GHz, respectively. 
From the results ( _ 24 _60
11
SPDT GHz GHzS and _ 24 _22
TR GHz InS , _60 _22
TR GHz OutS ) of the SPDT and T/R 
switches in Figs. 2.34(e) and (f), it is confirmed that the SPDT and T/R switches have 
the 24/60-GHz concurrent characteristics. The measured isolations between the output 
ports of the SPDT (
32
SPDTS ) and the TX and RX ports of the T/R ( 41
TRS ) switches are 49, 
50 dB at 24 GHz and 50, 57 dB at 60 GHz, respectively. All the results show that the 
SPDT and T/R switches have similar S-parameter performances as expected.  
Figs. 2.35(a) and (b) show the measured output power and insertion loss versus 
input power of the SPDT and T/R switches with one tone at 24 GHz and 60 GHz, and 
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two tones at 24 and 60 GHz, respectively. For the single-band 24-GHz operation, the 
measured input (IP1dB), output (OP1dB) 1-dB power compression points of the SPDT and 
T/R switches are 20.6, 15.5 dBm and 20.6, 16 dBm at 24 GHz, respectively. For the 
single-band 60-GHz operation, the measured IP1dB, OP1dB of the SPDT and T/R switches 
are 16.4, 6.7 dBm and 16.4, 7.5 dBm at 60 GHz, respectively.  For the 24/60-GHz 
concurrent operation, the measured IP1dB, OP1dB of the SPDT and T/R switches are 15.2, 
11.3 dBm and 15.9, 11.4 dBm at 24 GHz, and 12.7, 2.7 dBm and 13, 4.5 dBm at 60 GHz, 
respectively. The reduction in the P1dB at 60 GHz is mainly due to the increased 
nonlinear parasitic capacitances of the off-state shunt transistors of the switches. Figs. 
2.35(c) and (d) show the measured input IP3 (IIP3) and output IP3 (OIP3) with two tones 
spaced 100-MHz apart at 24 and 60 GHz, respectively. At 24 GHz, the measured IIP3, 
OIP3 of the SPDT and T/R switches are 23, 23.2 dBm and 20, 20.2 dBm, respectively. 
At 60 GHz, they are 22.5, 22.5 dBm and 14.4, 14.5 dBm, respectively. As expected, the 
SPDT and T/R switches have similar linearity performance from the P1dB and IP3 
measurements.  
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(a)      (b) 
  
(c)      (d) 
Fig. 2.35. Measured linearity (P1dB and IP3) of the 24/60-GHz dual-band band-pass filtering 
SPDT and T/R switches: (a) Measured P1dB at 24 GHz and 60 GHz for single-band operation (b) 
Measured P1dB at 24 and 60 GHz for concurrent operation (c) Measured IP3 at 24 GHz, and (d) 
Measured IP3 at 60 GHz. 
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2.5 A Wideband Dual-Bandpass 0.18-µm CMOS SPDT Switch Utilizing Dual-Band 
Resonator Concept (Design 4) 
This section presents a new concurrent dual-band SPDT switch realized in a 
0.18-µm SiGe BiCMOS process that operates concurrently in two different wide bands 
of around 24 and 60 GHz. The SPDT switch is especially configured to operate as a 
dual-band resonator in the on-state operation for each output path and shows not only 
switching but also dual-bandpass filtering function. The concurrent dual-wideband 
switch provides decent insertion losses, good power handling, and compact size, even 
though it operates with integrated band-pass filtering at both 24 and 60 GHz 
concurrently. 
 
2.5.1 Switch Architecture, Design and Analysis 
Fig. 2.36(a) shows the schematic of the concurrent dual-wideband SPDT switch. 
It is realized by two symmetric switching branches, each consisting of series (M1 or M3) 
and shunt (M2 or M4) transistors, shunt inductor Lr, and shunt L1-C1 or L2-C2. Body-
floating technique is applied to all the nMOS transistors designed with deep n-well for 
enhanced isolation and reduced transistors’ parasitic capacitances [16], [17]. L1-C1 and 
L2-C2 are combined into Ln-Cn connected in shunt at Port 1 between the two switching 
branches, where Cn = C1 + C2 and Ln = L1 // L2, as shown in Fig. 2.36(b). 
Fig. 2.36(b) shows the equivalent circuit of the concurrent dual-wideband SPDT 
switch when Vc and Vc̅̅ ̅ are biased at 1.8 and 0 V, respectively, where Ron1 and Ron4 are 
the on-resistance representing M1 and M4 under on-state, respectively, and Coff2 and Coff3 
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are the off-state capacitances of M2 and M3, respectively. In this operation, ports 2 and 3 
are on and off, respectively. 
Fig. 2.36(c) shows a simplified network between Ports 1 and 2 transformed from 
the three-port network in Fig. 2.36(b). Fig. 2.36(c) is approximately equivalent to a dual-
band resonator operating at two distinctive frequencies. To simplify the calculation of 
 
(a) 
 
(b) 
 
(c) 
Fig. 2.36. Concurrent dual-wideband SPDT switch: (a) schematic, (b) equivalent circuit when Vc 
= 1.8 V and cV  = 0 V, and (c) simplified network between Ports 1 and 2. 
 
M1
Lr Lr
RG
RG RG
C1
L1
C2
L2
Port 3Port 2
Port 1
M2 M4
RG
VC
VC
VC
VC
M3
Lr Lr
Port 3Port 2
Port 1
Cn
Ln
 Ron1 Coff3
Coff2 Ron4
Lr
Port 1Port 2
Cn
Ln
 Ron1
Coff3
Coff2
Ron4
 89 
 
 
the values of the elements, the on-resistances Ron’s are neglected, and Cn, Ln, total off-
state capacitance CoffT = Coff2 + Coff3 and Lr can be calculated as [26]  
02n s sC Z      (2.76) 
21n s nL C    (2.77) 
   
2 3
2 2
2 2 2 2
1 2 2 12 2 2
1 2 2
1
4
offT off off
c c c c
c c s n
s
C C C
L
   
  

 

   
   
 
 
  (2.78) 
 
2 2 2
1 2
1
1
r
c c s offT
n offT
L
C
L C
  

 
   
  
   (2.79) 
where Z0 is the terminating impedance, ωs is the stop-band center frequency, Δs is the 
stop-band fractional bandwidth, and ωc1 and ωc2 are the 1
st
 and 2
nd
 pass-band center 
frequencies, respectively. 
From (2.76)–(2.79), with Z0 = 50 Ω, ωs = 42 GHz, Δs = 0.6, ωc1 = 24 GHz, and 
ωc2 = 60 GHz, Cn = 92 fF, Ln = 153 pH, CoffT = 120 fF and Lr = 170 pH. With the 
calculated CoffT, the total width of transistors M2 and M3 can be obtained as 136 µm. 
When Vc = 0 V and Vc̅̅ ̅= 1.8 V, CoffT is obtained as Coff1 + Coff4 from the off-state 
transistors M1 and M4. Since CoffT has the same capacitance in the two bias conditions, it 
can be seen that the total width of M2 and M3 is the same as that of M1 and M4. 
Furthermore, due to the symmetrical structures between ports 1-2 and ports 1-3, the 
widths of the series transistors M1 and M3 are the same as well as those of the shunt 
transistors M2 and M4. 
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Fig. 2.37 presents the trade-off between the insertion loss (IL) and isolation (ISO) 
at 24 and 60 GHz with respect to the widths of the transistors (M1, M3 and M2, M4). From 
Figs. 2.37(a) and (b), the widths of M1, M3 and M2, M4 for optimal IL and ISO at 24 and 
60 GHz are chosen as 64 and 72 µm, respectively. Using these widths, the off-
capacitances (Coff1 = Coff3 and Coff2 = Coff4) are found to be around 55 and 65 fF at 24 and 
60 G Hz, respectively, and the on-resistances (Ron1 = Ron3 and Ron2 = Ron4) are around 9.8 
and 8.8 Ω at 24 and 60 GHz, respectively. The simulated ILs of the switch are 3.2 and 
2.8 dB at 24 and 60 GHz, and the simulated ISOs of the switch are 30 and 21 dB at 24 
and 60 GHz, respectively. All the parameters’ values are listed in Table 2.4. 
The concurrent dual-wideband SPDT switch was fabricated using a TowerJazz 
 
(a)      (b) 
Fig. 2.37 Simulated insertion loss and isolation with respect to the width of M1 and M3 (or M2 
and M4) at 24 GHz (a) and 60 GHz (b). 
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0.18-µm SiGe BiCMOS process [30]. Fig. 2.38 shows a microphotograph of the 
fabricated SPDT switch. The core area occupies 358 µm × 429 µm of the chip space, 
and the entire chip size including all the test pads is 850 µm × 907 µm. In the 
photograph shown in Fig. 2.38, an extra 50-Ω transmission line (TL1, TL2) is added to 
every port to avoid the collision between the RF ports. 
 
Fig. 2.38 Microphotograph of the fabricated concurrent dual-wideband SPDT switch. Port 
numbers correspond the numbers in Fig. 2.36(a). 
 
 
 
Table 2.4. 
 Dual-Band Band-Pass Filtering SPDT switch’s Parameters 
 
M1, M3 0.18 µm / 64 µm M2, M4 0.18 µm / 72 µm 
Cn 92 fF Ln 153 pH 
Lr 170 pH RG 10 kΩ 
Coff1 , Coff3 55 fF Coff2 , Coff4 65 fF 
Ron1 , Ron3 ~ 9.8 Ω Ron2 , Ron4 ~ 8.8 Ω 
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2.5.2 Simulation and Measurement Results  
Fig. 2.39 shows the measured and post-layout simulated insertion loss, return 
losses, and isolation of the concurrent dual-wideband SPDT switch, which show good 
agreement between them. Due to the symmetrical structure of the switch, the results of 
the on-state ports 2 and 3 are the same. The measured insertion losses (S21) are 5.4 and 
5.2 dB at 24 and 60 GHz, respectively. The measured input (S11) and output (S22) return 
losses are 9.5 and 8.5 dB at 24 GHz, and 10.6 and 13.2 dB at 60 GHz, respectively. The 
isolation measured between ports 2 and 3 is 31.4 and 16.5 dB at 24 and 60 GHz, 
 
Fig. 2.39. Measured and post-layout simulated results of the concurrent dual-wideband SPDT 
switch. 
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respectively. The peak stop-band rejection is 26 dB at 42.3 GHz.  
Fig. 2.40 shows the measured output power and insertion loss versus input power 
of the concurrent dual-wideband SPDT switch. In the case of the 24-GHz single-tone 
input shown in Fig. 2.40(a), the measured input (IP1dB) and output (OP1dB) 1-dB 
 
(a)      (b) 
 
(c) 
Fig. 2.40. Measured P1dB of the concurrent dual-wideband SPDT switch with 24-GHz single-tone 
input (a), 60-GHz single-tone input (b), and 24-/60-GHz concurrent dual-tone input (c). 
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compression points are 20.4 and 13.9 dBm, respectively. For the single tone 60-GHz 
input, the IP1dB and OP1dB are 17.1 and 10.6 dBm, respectively, as shown in Fig. 2.40(b). 
When the concurrent dual-tone (24-/60-GHz) input is injected, the measured IP1dB and 
OP1dB are 17 and 9.7 dBm at 24 GHz, and 14.5 and 7.4 dBm at 60 GHz, respectively, as 
seen in Fig. 2.40(c).  
Fig. 2.41 shows the measured third-order intercept points (IP3) for single-band 
modes with the two tones spaced 100 MHz apart. At 24 GHz, the measured input IP3 
(IIP3) and output IP3 (OIP3) are 29.4 and 23.6 dBm, respectively, as shown in Fig. 
2.41(a). At 60 GHz, as seen in Fig. 2.41(b), the measured IIP3 and OIP3 are 26.8 and 22 
dBm, respectively.  
 
 
(a)      (b) 
Fig. 2.41. Measured IP3 for single-band modes at 24 GHz (a) and 60 GHz (b). 
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2.6 Summary of the Developed Switches 
In the Chapter II, the four switches (Design 1, 2, 3 and 4) have been proposed. 
Table 2.5 and 2.6.2 summarize the measured performances of the proposed four switches 
with those the published 24-, 40- and 60-GHz single-band [22], [31]–[37] and 24.5/35-
Table 2.5 
Performance Summary of the Developed Dual-Band SPDT and T/R Switches 
 Design 1 Design 2 Design 3 Design 4 
Process CMOS on 0.18-µm BiCMOS 
Switching 
Function 
TR TX 
SPDT TR 
SPDT 
/TR TX RX TX X 
Operating 
Freq 
(GHz) 
Dual Dual Single Dual Single Dual Dual 
40/60 40/60 24/60 24/60 24 60 24/60 24 60 24/60 24 60 
3-dB 
BW 
(GHz) 
35.5–
44.2 
/56.4–
63.7 
35.1–
43.7 
/56.3–
63 
17.2–27.3 
/52.5–66.5 
14.7– 
30.3 
48.5–
64.3 
14.6–
30.4 
/48–
62.3 
14.6–
30.3 
46.8–
62.8 
14.6–
30.3 
/48.4–
64.8 
- 
IL (dB) 
10 
/12.7 
8.9 
/12.5 
>6.7 
/>8.5 
>4.5 
/>5 
3 9.4 
3 
/9.4 
2.9 8.7 
3 
/8.8 
5.4 5.2 
ISO (dB) 
57 
/51 
56 
/51 
>18.2 
/>20.8 
>16 
/>18.3 
56 43 
49 
/50 
53 43 
50 
/57 
31.4 16.5 
ISO-IL 
(dB) 
47 
/38.3 
47.1 
/38.5 
>11.5 
/>12.3 
>11.5 
/>13.3 
53 31.6 
46 
/40.6 
50.1 32.3 
47 
/48.2 
26 11.3 
Stop-
Band Rej 
(dB) 
33 at 
51GHz 
38 at 
52GHz 
> 40 
(36.2–
40.8 
GHz) 
> 40 
(35.8–
41.3 
GHz) 
23 at 38 GHz 21 at 39 GHz 
26 at 
42.3GHZ 
OP1dB 
(dBm) 
11.8 (40GHz 
input) 
1.8 (60GHz 
input) 
6.4 at 40GHz, 
0 at 60 GHz 
(40/60GHz 
inputs) 
15.4 (24GHz 
input) 
9.1 (60GHz input) 
11.3 at 24GHz 
7.8 at 60GHz 
(24/60-GHz 
inputs) 
15.5 6.7 
11.4 
/2.7 
16 7.5 
11.3 
/4.5 
13.9 (24GHz 
input) 
10.6 (60GHz 
input) 
9.7 at 24GHz, 
7.4 at 60GHz 
(24/60-GHz 
inputs) 
13.9 (24GHz 
input) 
10.6 (60GHz 
input) 
9.7 at 24GHz, 
7.4 at 60GHz 
(24/60-GHz 
inputs) 
IIP3 
(dBm) 
- 
31.5 at 
24 GHz 
27.9 at 
60 GHz 
- 23 22.5 - 23.2 22.5 - 29.4 26.8 
Circuit 
Function 
Switching and Filtering 
Operation 
Mode 
TX/RX TX/RX 
Multiple Single Modes: 
24GHz TX/24GHz RX; 60GHz TX/60GHz RX 
Multiple Concurrent Modes: 
24GHz TX/RX; 60GHz TX/RX; 24GHz TX/60GHz 
RX; 24GHz RX/60GHz TX; 
24GHZ TX/60GHZ TX; 24 GHZ RX/60GHZ RX 
TX/RX 
Size* 
1840 µm 
× 860 µm 
1671 µm × 692 
µm 
760 µm × 780 µm 1480 µm × 520 µm 
358 µm 
× 429 µm 
*Estimated size not including the pads. 
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GHz dual-band switches [29].  
It is noted that there has been no work reported on 40/60-GHz and 24/60-GHz 
concurrent dual-band T/R switches with dual-bandpass filtering, making it inconclusive 
in the performance comparison of the developed dual-bandpass T/R switches. In the 
proposed designs 1, 2 and 3 having 5 ports to accommodate concurrent dual-band and 
dual-polarization with an integrated dual-band filtering function, the T/R switches have 
Table 2.6 
Performance Summary of the Existing Single-Band 24-, 40- and 60-GHz, and Dual-Band 24.5/35 GHz 
Switches 
 
Ref. [31] [32] [33] [34] [35] [36] [37] [22] [29] 
Process 
0.13-µm 
CMOS 
0.13-µm 
CMOS 
0.13-µm 
CMOS 
0.13-µm 
CMOS 
0.18-µm 
CMOS 
90-nm 
CMOS 
0.18-µm 
CMOS 
90-nm 
CMOS 
0.18-µm 
CMOS 
Switching 
Function 
SPDT 
/TR 
SPDT 
/TR 
SPDT 
SPDT 
/SP4T 
SPDT 
/TR 
SPDT 
/TR 
SPDT SPDT 
T/R/C 
(8 ports) 
Freq 
(GHz) 
40 60 60 60 24 24 60 60 
24.5 
/35 
3-dB BW 
(GHz) 
- - 30–76 50–70 - - 45–64 - 
24–28 
/31–39 
IL (dB) 
4.4(TX) 
2.7(RX) 
5 <2 
<2.5 
/<2.8 
6.0 
3.4(TX) 
3.5(RX) 
3.2–3.6 1.6 
>9.2/>4.9(TX) 
>9.4/>9.1(RX) 
ISO (dB) 
14(TX) 
26(RX) 
25 >21.1 
>30 
/>20 
32.8(RX) 
25.5(TX) 
22(TX) 
16(RX) 
>20 >25 
>55/>60(TX) 
>55/>45(RX) 
ISO-IL 
(dB) 
9.6(TX) 
23.3(RX) 
26.4 >19.1 
>27.5 
/>17.2 
26.8(RX) 
19.5(TX) 
18.6(TX
12.5(RX) 
>16.4 >23.4 
>45.8 
/>55.1(TX) 
>45.6 
/>35.9(RX) 
Stop-
Band Rej. 
(dB) 
- - - - - - 
6.5at35
GHz 
- >50 at 30 GHz 
OP1dB 
(dBm) 
8.4(TX) 
7.8(RX) 
-1.9 10.8 9.5–10.5 14.5 24.2 >16.4 10.9 
1 at 24.5GHz 
/4 at 35GHz 
IIP3 
(dBm) 
- - - - 32.6 - - - 
23.3 at 
24.5GHz 
/21.7 at 35GHz 
Circuit 
Function 
Switch-
ing 
Switch-
ing 
Switchin
g 
Switch-
ing 
Switch-
ing 
Switch-
ing 
Filter-
ing 
Switch-
ing 
Switch-
ing 
Filtering 
Switching 
Operation 
Mode 
TX/RX TX/RX TX/RX - TX/RX TX/RX - - TX/RX/CAL 
Size* 
800 µm 
× 
500 µm 
680 µm 
× 
325 µm 
222 µm 
× 
90 µm 
390 µm 
× 
320 µm 
/590 µm 
× 
450 µm 
670 µm 
× 
610 µm 
- 
270 µm 
× 
100 µm 
500 µm 
× 
550 µm 
- 
*Estimated size not including the pads. 
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limited design freedom in choosing proper switch’s constituent elements, inevitably 
leading to poorer insertion loss (IL) and isolation (ISO) than those of single-band 
switches having no filtering and single polarization at 24, 40 or 60 GHz.  
And also, it is noted that the insertion losses at 24, 40 and 60 GHz are high even 
though the return losses are reasonable. The high insertion loss is due to the two reasons. 
One is the low Q of the shunt off-state transistors, which were selected to provide the 
compromise between insertion loss and isolation for both 24/60 and 40/60 GHz 
simultaneous operations. Another is due to the switch architecture, which provides both 
concurrent dual-band operation and concurrent switching and filtering functions in a 
single circuit. The high insertion loss is unfortunately inevitable and is the price to pay 
for designing a multi-function (switching and filtering) and multi-band (concurrent 
operation in two separate bands) component, especially at such high frequencies as 24, 
40 and 60 GHz.  This seemed acceptable in view of system implementation advantages 
with multi-function over multi-band for the reduced size and cost using integrated 
 
Fig. 2.42. Block diagram of the possible dual-band front-end module. 
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circuits, especially expensive silicon-based RFICs. Nevertheless, the insertion loss 
problem at 24, 40 and 60 GHz could be mitigated with the proposed dual-band front-end 
module described in Fig. 2.42, which consists of the T/R switch, two bidirectional low-
noise amplifiers/power amplifiers (LNA/PA), and an antenna. By employing dual-band 
bidirectional amplifiers similar to that presented in [38], which operate as PA and LNA 
in the transmitting and receiving modes, respectively, between the T/R switch and the 
dual-band dual-polarization antenna, enabling high-power and low-noise signals to be 
transmitted and received in these modes, respectively, the high insertion loss of the T/R 
switch can be alleviated.  
Design 1: The designed dual-band T/R switch with band-pass filtering has higher 
insertion loss than the single-band switches without band-pass filtering in [31]–[34] due 
to the inclusion of many lumped elements for J-inverters and resonators to embed the 
dual-band filtering function in the switch as explained earlier. However, the designed 
T/R switch supports the switching operations at the two distinct 40 and 60-GHz pass-
bands concurrently with the stop-band rejection of 30 and 22 dB at 51 GHz for the 
transmitting and receiving modes, respectively. Also, the isolations at 40 and 60 GHz are 
all higher than 50 dB both in the transmitting and receiving modes, which are the highest 
among the reported single-band switches operating at 40 or 60 GHz. Moreover, to the 
best of my knowledge, the developed switch is the first reported concurrent 40 and 60 
GHz band-pass filtering T/R switch.  
The developed switch has multi-port, with each port handling dual-band signal 
concurrently, and high isolation between ports, making it attractive for use in dual-band 
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RF systems demanding multi-port and dual-band concurrent operation with band-pass 
filtering and high isolation. The successful development of this millimetre-wave dual-
band band-pass filtering SPDT and T/R switches demonstrates potentials for designing 
other millimetre-wave multi-pole multi-throw switches capable of filtering functions for 
silicon-based multi-band RF systems. 
Design 2: The developed T/R switch has multi-port, with each port being capable 
of handling dual bands concurrently, making it attractive for use in multi-band RF 
systems demanding multi-port and multi-band concurrent operation with band-pass 
filtering function. 
Compared to [29] operating at 24.5/35 GHz, the IL of the developed T/R switch 
is competitive. Compared to the combined ILs of a dual-band 24/60GHz band-pass filter 
[39] and single-band switches [33]–[35], the dual-band T/R switch has lower and higher 
insertion loss at 24 and 60 GHz, respectively. However, this comparison is not 
conclusive as the T/R switch operates concurrently in dual bands and dual polarizations 
with integrated filters while [33], [34] operate only in single band and single polarization 
without filtering. The high insertion loss can be overcome with a front-end module 
similar to that in [29]. Moreover, the developed T/R switch has very high stop-band 
rejection (higher than 40 dB) over 36.2–40.8 GHz, as compared to that of [37], and good 
power handling capabilities. 
Design 3: Compared to the switches in [35], [36] and [22], [33] which only 
operate over a single band, either 24 or 60 GHz, and do not have band-pass filtering 
functions, the dual-band band-pass filtering SPDT and T/R switches can operate in 
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single-band mode at 24 or 60 GHz as well as concurrent dual-band modes at 24 and 60 
GHz. The dual-band band-pass filtering T/R switch’s operation is more versatile and can 
be used for various individual and concurrent switching functions. It can operate in 
single-band transmitting or receiving mode at 24 and 60 GHz and concurrent dual-band 
transmission or reception at 24 and 60 GHz. It can work completely in concurrent modes 
including single-band concurrent transmission and reception at 24 or 60 GHz and dual-
band concurrent transmission and reception at 24 and 60 GHz. The developed T/R 
switch makes it possible simultaneous transmission and reception with a single antenna, 
which is desirable in RF systems yet not feasible with conventional T/R switches.  The 
SPDT and T/R switches can also function as diplexers with switching functions. They 
also have high isolation between the output ports due to the rejection of the off-state 
switch as well as the suppression provided by the inherent filtering function. The unique 
features of the dual-band band-pass filtering SPDT and T/R switches make them 
attractive for multi-band RF systems requiring single- and multi-band concurrent 
operations with band-pass filtering. 
Design 4: The concurrent dual-wideband SPDT switch has a distinctive dual-
bandpass filtering function with good stop-band rejection (26 dB) at 42.3 GHz, decent 
insertion losses at 24 and 60 GHz, and good power handling capability. Moreover, while 
its size is similar to that of other single-band 60-GHz SPDT switches, the concurrent 
dual-wideband SPDT switch can operate in an even lower frequency band (24 GHz). 
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CHAPTER III 
MILLIMETER-WAVE CONCURRENT DUAL-BAND LOW-NOISE
AMPLIFIER 
In this chapter, a fully integrated concurrent dual-band low noise amplifier (LNA) using 
0.18-µm SiGe BiCMOS process has been proposed, which utilizes a dual-band LC 
circuit. The LNA is based on a two-stage cascode topology with inductive degeneration 
to achieve a high forward gain, reverse isolation, and simultaneous noise and input 
matching. The dual-band LC circuit has a quarter-wavelength characteristic at two 
different frequencies and, it shows a dual pass-band and single stop-band characteristics 
when it is connected to the ground in parallel. Due to the stop-band signal canceled out 
through the dual-band LC circuit connected to the cascode nodes of 1
st
 and 2
nd
 stages in
the LNA, the LNA presents high stop-band rejection. Furthermore, the dual-band LC 
circuit reduces the gain imbalances at 24 and 60 GHz due to its inherent low-pass 
response. The proposed LNA shows the simulated gains of 20.7 and 18.8 dB, noise 
figure (NF) of 4.25 and 6.6 dB at 24 and 60 GHz, and 3-dB bandwidths of 21–29 GHz 
and 59–65 GHz, respectively. The simulated input P1dB and IP3 are -21.5 and -11.7 dBm 
at 24 GHz and -19.5 and -9.3 dBm at 60 GHz, respectively. The total chip size is 1150 
µm × 580 µm including RF pads. 
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3.1 Fundamentals of Low-Noise Amplifier (LNA) 
 A low-noise amplifier (LNA) is essential and the first active component in a 
receiver chain; and it should amplify small wanted signals only without amplifying noise. 
For the LNA design, noise figure (NF), band selection, gain, linearity and stability 
should be considered together. 
 
3.1.1 Noise Figure (NF) of the LNA 
Firstly, the LNA is an active component that can generate noise. The noise 
sources of the LNA are normally passive elements’ loss and transistor’s channel and gate 
thermal noise, flicker (1/f) noise, shot noise and etc. [18]. The noise of the LNA plays an 
important role in the overall NF of the receiver, which can control the receiver’s 
sensitivity and output Signal-to-Noise (SNR) [40]. Fig. 3.1 shows a block diagram of the 
LNA for a simple NF calculation. In Fig. 3.1, the source and the LNA are equivalent to 
the noise models of the antenna and LNA, respectively. The NF is derived as the input to 
output SNRs as 
   
Fig. 3.1.  Block diagram of the LNA for simple NF calculation. 
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In (3.1), SNRin can be calculated as 
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, where 
2
sR
V  is antenna thermal noise (= 4kTRs) with source resistor Rs, k is 
Boltzmann’s constant, T is absolute temperature in kelvins degree, Zin is input 
impedance of the LNA, Vin is voltage source and 
in
in s
Z
Z R
 

. 
SNRout can be calculated as 
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     (3.3) 
, where 
2 2 2
v inA V  is output signal power of the LNA, 
2 2 2
sv R
A V is the antenna noise 
amplified by the LNA, and 
2
nV  is the output noise of the LNA, vA  is the LNA gain. 
Finally, NF can be obtained as  
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3.1.2 Stability of the LNA 
Secondly, the stability of the amplifier is an essential factor because the amplifier 
may oscillate, and  the stability can be obtained from S-parameters of the two-port 
network, the matching networks and the terminations. In a two-port network shown in 
Fig. 3.2, an oscillation can be generated if a negative resistance is presented at the input 
or output port [41]. This occurs when 1IN   or 1OUT  , which is the same as 
11 1S   or 22 1S   for a unilateral transistor.  
Therefore, the conditions for an unconditional stability in the amplifier are as 
follows 
1s   and 1L      (3.5) 
12 21
11
22
1
1
L
IN
L
S S
S
S

   
 
 and 12 21
22
11
1
1
s
OUT
s
S S
S
S

   
 
  (3.6) 
By using (3.4) and (3.5), stability circles can be obtained at a certain frequency 
on Smith chart. For an unconditional stability, the stability circles on s  and L  plane 
 
Fig. 3.2. Two-port network [40]. 
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should be located outside of the Smith chart under the condition such as 22 1S  and
11 1S  . Other necessary and sufficient conditions for an unconditional stability in the 
two-port network can be defined as 
2 2 2
11 22
12 21
1
1
2
S S
K
S S
   
   and 
2 2 2
1 11 221 0B S S        (3.7) 
, where 11 22 12 21
S S S S  
.   
 
3.1.3 Concurrent Dual-Band LNA  
Thirdly, the LNA, which is one of the components in a front-end module, can 
determine the receiver’s operating frequency bands, which could be single- or dual-band. 
Fig. 3.3 shows a dual-band system configuration consisting of two separate (one 
wideband and one concurrent) components. In Fig. 3.3(a), the system consists of two 
independent LNAs operating in each band of interest. However, it can suffer from high 
 
(a)    (b)    (c) 
Fig. 3.3. Dual-band system consisting of: (a) LNAs operating in each band of interest, (b) 
wideband LNA operating in bands of interest and (c) LNA operating in dual bands of interest 
concurrently. 
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power consumption and large die size, cost, and etc.  Using wide-band LNA in Fig. 
3.3(b) leads to the amplification of the unwanted blocker together at the wanted 
frequency bands and the degradation of the receiver’s sensitivity. Therefore, more 
effective implementation approach of the dual-band LNA operating at every desirable 
band concurrently is shown in Fig. 3.3(c). In order to achieve the dual-band 
characteristic, generally, a dual-band LC resonator is employed at the input, output, and 
load of the LNA [40], [42] as well as a variety of techniques for the band selection [43]. 
 
3.1.4 Power Handling Capability and Nonlinearity of the Concurrent Dual-Band 
LNA 
  
Fourthly, in the concurrent dual-band LNA, P1dB and IP3 in each band are still 
significant factors. Furthermore, due to the concurrent dual-band characteristic, two 
more nonlinearity factors need to be considered. One is the cross-band compression and 
the other one is the cross-band intermodulation [40].  In Fig. 3.3(c), the cross-band 
compression is a gain compression at Band 1 (or 2), when much larger power signal is 
injected at Band 2 (or 1), and the cross-band intermodulation is intermodulation 
generated by two signals in each pass band (Band 1 and 2 in Fig. 3.3(c)) due to the 
nonlinearity of dual-band LNA.  For instance, the n-th order intermodulation signal by 
two signals in the two pass bands can be located in one of the two pass bands. Therefore, 
these two nonlinearity factors need to be considered.  
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3.1.5 Topologies for the LNA Design  
Several different topologies have been proposed for LNA design, and the 
commonly used common emitter and cascode topologies are shown in Fig. 3.4, which 
are described in [40], [44]. 
In typical common-emitter LNA, since an input impedance is imaginary and 
capacitive, the topology has input matching problem [18]. In order to resolve this 
problem, the inductive degeneration technique is employed as shown in Fig. 3.4(a), and 
it generates the real part of the input impedance that is needed to match the LNA input to 
the preceding switch or antenna [1], [8], and it can provide simultaneous noise and input 
matching [45].  
Input impedance (Zin) in Fig. 3.4(a) is calculated as 
   
(a)      (b) 
Fig. 3.4.  Commonly used single-band BJT LNAs: (a) common-emitter LNA with an inductive 
degeneration and (b) cascode LNA with an inductive degeneration. 
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  1
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L g
Z j L L
j C C


       (3.8) 
, where gm1 and Cbe are transconductance and capacitance between the base and emitter 
of Q1, respectively. 
From (3.8), a resonant frequency (fc) is obtained as 
 
1
2
c
b e be
f
L L C


    (3.9) 
At fc, the input impedance becomes purely resistive 
1e m
be
L g
C
 
 
 
 and can be matched to the 
source resistance with the proper values of Le, gm1 and Cbe. 
 
3.2 Challenge for the Dual-Band LNA at Millimeter-Wave Frequencies 
Fig. 3.5 shows a small signal model of the common-emitter amplifier with an 
inductive degeneration at high frequencies. Common-emitter topology suffers from 
miller effect [44], [20]. The miller effect is generated due to parasitic capacitance (Cbc) 
between base and collector and the capacitor is called as miller capacitor (CM). It is due 
 
Fig. 3.5.  Small-signal model of the common-emitter LNA with inductive degeneration. 
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to the feed-back connection between base and collector causes the effect to appear to the 
amplifier like a large capacitor, and also results in instability. Due to the CM, additional 
parasitic capacitors (CM1 and CM2 in Fig. 3.5) are generated at the input and output of the 
amplifier, and calculated as 
1 (1 )M MC A C   and 2
1
M M
A
C C
A
 
  
 
   (3.10) 
, where A is gain of the amplifier. 
The generated CM1 leads to a narrow band input matching and lower resonance 
frequency. In order to avoid this issue, cascode structure as shown in Fig. 3.4(b) is used 
to reduce the miller effect on the input matching [46]. Moreover, it features a higher gain 
and reverse isolation due to the combination of common-emitter and common–base 
stages compared to a common-emitter topology.  
A conventional heterodyne receiver using the wide-band LNA shown in Fig. 
3.2(b) has an image signal problem, and an image reject filter is located after the LNA 
[21]. Thus, the LNA needs a high rejection at image frequency bands or out of bands, 
and for dual-band LNA, this problem can be solved by locating the stop band of the 
dual-band LNA at the image frequency band [40]. However, dual-band LNAs employing 
an integrated passive dual-bandpass filter can suffer from the poor stopband rejection, 
which mainly depends on the low quality (Q) factor of the inductor in the integrated 
band-pass filter [43]. Fig. 3.6 shows a conventional dual-band load and its insertion loss 
with respect to the Q factor of the integrated inductors. As shown in the Fig, 3.2.2(b), a 
gain balance and a stop-band performance become worse as the Q factor of the inductors 
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is reduced.  Given that Q factor is around 20 from 24 to 60 GHz, it is impossible to 
obtain a good stopband rejection ratio over 30 dB. In order to overcome this problem, a 
dual-band LC circuit will be proposed in Sec. 3.3 and it will be applied to the proposed 
LNA in Sec. 3.4. 
For LNA design, integrated passive components and inter-connection lines are 
frequently used for input, inter-stage and output matching, which can enhance both noise 
and gain performances of the LNA [46]. To design them, microstrip structure, which is 
implemented with a top metal as the signal line and bottom metal as the ground plane, is 
typically utilized, but the short distance (~10 µm) between the signal line and the ground 
plane can increase parasitic capacitances between them, which can result in loss 
increment due to increased signals leaked into ground [46], [47]. As frequency increases, 
 
(a)      (b) 
Fig. 3.6.  (a) Conventional dual-band load and (b) simulated insertion loss of the conventional 
dual-band load as the Q factor of the integrated inductors is varied from 5 to 30. 
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the values of inductor and capacitor for input or output matching and interconnection 
decrease. It can lead to smaller size of the inductor and capacitor and the closer distance 
between components. A problem is that the parasitic capacitances are not negligible and 
relatively large compared to the values of an inductor and capacitor at millimeter-wave 
frequency. Since the parasitic capacitances may allow more RF signals from the signals 
path to ground, circuit’s performance becomes worse. Furthermore, shortened distance 
between elements such as inductors and capacitors results in mutual coupling and 
isolation problems. Thus, the parasitic capacitances should be carefully considered not 
only in the schematic design but also layout design, and careful EM simulation is 
required when designing the LNA at millimeter-wave frequencies. 
To resolve the parasitic capacitance issue, a coplanar waveguide (CPW) structure 
is preferred in the layout design. The CPW structure is implemented with one signal line 
surrounded by adjacent ground planes [46] and can help to enhance isolation due to the 
ground between elements, and easy integration. The distance between the signal line and 
ground can be varied [46], and parasitic capacitances can decrease. Grounded (also 
called shielded) CPW (GCPW) is also utilized due to similar reasons mentioned above. 
Although the structure may have more isolation by the ground below each element, the 
structure increases parasitic capacitances between each element and the grounds, and 
signal leakage and insertion loss increases. Figs. 3.7(a) and (b) show inductances and Q 
factors of inductors (~200 pH at 40 GHz) designed using CPW and GCPW structures, 
respectively. For GCPW structure, a self-resonant frequency (SRF) is shifted down due 
to the increased parasitic capacitance of the inductor, and Fig. 3.7(a) shows that the 
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inductance variance is higher compared to the CPW structure. Furthermore, the Q factor 
is lower than that in the CPW structure due to the increased signal leakage as shown in 
Fig. 3.7(b). Therefore, the CPW structure is employed in the proposed LNA layout.  
 
3.3 Dual-Band Quarter-Wavelength LC Circuit  
 Fig. 3.8 shows the conventional quarter-wavelength transmission line model and 
the proposed 2
nd
 order pi-type LC equivalent circuit.  
By setting the ABCD matrix of the LC equivalent circuit in Fig. 3.8(b) equal to that 
of a conventional quarter-wavelength transmission line in Fig. 3.8(a) at two desired 
frequencies (f1 and f2),  the ABCD matrix of the LC equivalent circuit in Fig. 3.8(b) can 
be expressed by cascading the sections as  
  
(a)      (b) 
Fig. 3.7.  (a) Simulated inductance of and (b) quality factor comparison of inductors with CPW 
and GCPW structures. 
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  (3.11) 
, where Zc is characteristic impedance of a conventional quarter-wavelength transmission 
line.  
From the (3.11), further equations can be obtained as 
   
2
2 2 21 2 0LC L LC C          (3.12) 
 2
1
1
2
LC     and 
2 2
2 1
2 1 1 2 1 1
2 2
LC
 
    
       
   
  (3.13) 
From (3.13), the relationship between the two frequencies can be obtained as 
 
(a) 
 
(b) 
Fig. 3.8.  (a) Quarter-wave length transmission line and (b) 2
nd
 order equivalent LC circuit. 
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

      (3.14) 
With two frequencies (f1 ( = 24 GHz) and f2 ( = 24 GHz * 2.41 = 57.84 GHz)) and the 
proper inductance of L as a degree of freedom, capacitance of C can be obtained as 
 
(a)      (b) 
   
(c)      (d) 
Fig. 3.9.  Quarter-wavelength dual-band LC circuit: (a) series LC circuit, (b) simulated phase 
response and insertion loss of (a), (c) parallel LC circuit, and (d) simulated return loss and 
insertion loss of (c). 
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    (3.15) 
And, in order to get the quarter-wavelength characteristic (±90º) at 24 and 60 
GHz, the values of L and C are obtained as 85 pH and 100 fF after some optimizations 
and tuning of the values of C and L. Fig. 3.9 shows the 2
nd
 order LC circuit and the 
simulated results of the circuits. Figs. 3.9(a) and (b) show the dual-band LC circuit in 
series and its phase response. It clearly shows the quarter-wavelength property (±90º) at 
24 and 60 GHz and low-pass response. And, Figs. 3.9(c) and (d) show the dual-band LC 
circuit connected in shunt and its return and insertion losses. Through the LC circuit 
grounded in shunt, the circuit at node ‘A’ in Fig. 3.9(c) ideally becomes an open circuit 
at 24 and 60 GHz. It means that only two frequency signals at f1 and f2 pass from port 3 
to port 4. Fig. 3.9(d) clearly shows two pass bands and one stop band performances.  
 
3.4 Design of the 24/60-GHz Concurrent Dual-Band LNA 
Fig. 3.10 shows the schematic of the proposed 24/60-GHz concurrent dual-band 
LNA employing the dual-band LC circuit described in Sec. 3.3. The dual-band LNA is 
based on a two-stage cascode topology to enhance the gain and isolation of the LNA. 
Transistors (Q1, Q2) and (Q3, Q4) used in 1
st
 and 2
nd
 stages of the dual-band LNA have 
two-finger emitter having 0.15-µm width and 5- and 3.5-µm length, respectively. And, 
they have three-finger base and two-finger collector. Simulated total current 
consumptions in the 1
st
 and 2
nd
 stages are 6.03 and 4.75 mA, respectively, at a 1.8-V 
supply voltage. And, the simulated transconductances are gm1 = 210.7 mS, gm2 = 210.4 
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mS, gm3 = 4.9 mS and gm4 = 164.9 mS, respectively. The load at the first stage consists 
of Ll1 and the load at the second stage consists of Ll2 and Rl1 to avoid the potential 
 
Fig. 3.10. Schematic of the 24/60-GHz concurrent dual-band LNA. 
 
 
 
Table 3.1 
24/60-GHz Concurrent Dual-Band LNA’s Parameters Values 
 
Q1, Q2 5 µm / 0.13 µm Q3, Q4 3.5 µm / 0.13 µm 
Lin1 160 pH Cin1 100 fF 
Lin2 200 pH Cin2 500 fF 
Lint1, Lint3, Lint4 20 pH Lint2 350 pH 
Cint 300 fF Le1, Le2 35 pH 
Cb1, Cb2, Cb3, Cb4 2 pF Cb5, Cb6 5 pF 
Ll1, Ll2 400 pH Rl1 9 Ω 
Lout1 80 pH Lout2 200 pH 
Cout1 90 fF L1 85 pH 
C1 100 fF C2 370 fF 
CDC 1.5 pF Rb1, Rb2 2 kΩ 
Vbe1, Vbe2 0.87 V VCC 1.8 V 
 
 
 
 
 
Port 1
Port 2
VCC
Vbe1
Le1
Cout1
Ll1
Cb3
Cb1
Cb4
Cint
Dual-Band 
LC Circuit
Ll2
L1
C1
L1
C2C1
Rb1
Vbe2
Cb2
Lin2
Lin1
Cin2
Cin1
Lout2
Lint1
Lint3
Rb2
Le2
Lint2
A B
Cb5
Cb6
CDC
Lout1
Q1
Q2
Q3
Q4
Rl1
S1
Lint4
S2
 117 
 
 
instability and the output matching network consists of Lout1, Lout2 and Cout1. Inter-stage 
matching consists of Lint1, Lint2, Lint3 and Cint1 to enhance the gain.  Cin2, Cout2 and CDC 
are used as DC blocks and Cb1, Cb2, Cb3, Cb4, Cb5 and Cb6 are bypass capacitors, 
respectively. The design parameter values are listed in Table 3.1.  
In the LNA, simultaneous noise and input matching (SNIM) for the dual-band 
input matching [45] is obtained by using the inductive degeneration as shown in Fig. 
3.11. The input impedance is derived as 
  12 1 1
2 1
1 1 1
/ / e min in e in
be in in be
L g
Z j L L j L
j C j C j C C
 
  
 
      
 
  (3.16) 
At two frequencies, f1 and f2,  
 2 1
2 1
1 1 1
/ / 0in e in
be in in
j L L j L
j C j C j C
 
  
 
     
 
 and 
1 50e m
be
L g
C
    (3.17) 
Two ports of the dual-band LC circuit are located between transistors Q1 and Q2, 
and Q3 and Q4 in the 1
st
 and 2
nd
 stage amplifier as shown in Fig. 3.10. The capacitances 
 
Fig. 3.11.  Input matching of the proposed 24/60-GHz concurrent dual-band LNA. 
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generated by Q1, Q2 and Q3, Q4 can increase the noise contribution of the cascade 
topology [45], [48].  
To reduce this effect, the dual-band LC circuit utilizes the capacitances as a part 
of the dual-band LC circuit.  
To recognize the function of the dual-band LC circuit for the LNA, Figs. 3.12(a) 
and (b) show the equivalent circuits models looking into the dual-band LC circuit at 
node ‘A’ and ‘B’ in Fig. 3.10, respectively. Fig. 3.12(c) shows the simulated impedance 
 (a)      (b) 
 
(c)      (d) 
Fig. 3.12.  Equivalent circuit models of the dual-band LC circuit in the LNA (a) looking into 
node ‘B’ at node ‘A’, (b) looking into node ‘A’ at node ‘B’, (c) simulated impedance magnitude 
of Zin1 and Zin2 in Figs. 3.12(a) and (b), and (d) simulated return losses (S11 and S33) and insertion 
losses (S21 and S43) of Figs. 3.12(a) and (b). 
2
C2
B
1
A
1/gm4
L1
C1
L1
C1 Ic3Zin1
4
C2
A
3
B
1/gm2
L1
C1
L1
C1Ic1 Zin2
0 20 40 60 80 100
-60
-40
-20
0
20
40
60
80
100
 
 
M
a
g
n
it
u
d
e
 o
f 
Z
in
1
 a
n
d
 Z
in
2
 (
d
B
)
Frequency (GHz)
 Z
in1
, Z
in2
0 20 40 60 80 100
-80
-60
-40
-20
0
 
 
R
e
tu
rn
 L
o
s
s
 (
S
1
1
, 
S
3
3
)
a
n
d
 I
n
s
e
rt
io
n
 L
o
s
 (
S
2
1
, 
S
4
3
) 
(d
B
)
Frequency (GHz)
 Insertion Loss
 Return Loss
 119 
 
 
magnitudes of the two equivalent circuits at nodes ‘A’ and ‘B’. Magnitudes of 1/gm2 and 
1/gm4 are assumed to be small enough and negligible. Input impedances (Zin1 and Zin2 in 
Figs. 3.12(a) and (b)) at node ‘A’ looking into node ‘B’ and vice versa show two high 
impedances at two pass bands (24 and 60 GHz) and a low impedance at one stop band 
frequency (~40 GHz). And, Fig. 3.12(d) shows clearly two pass bands and one stop and 
it is same as the results in Fig. 3.9(d).  
For the analysis of the signals’ flow, two kinds of signals (‘S1’ and ‘S2’ from 
node ‘A’ to node ‘B’ in Fig. 3.10) can be considered as: ‘S1’ is the signal through Q2 and 
Q3 transistors, and ‘S2’ is the signal via dual-band LC circuit, respectively. Fig. 3.13 
shows the simulated magnitude and phase response of the two signals (‘S1’ and ‘S2’) at 
node ‘B’ from node ‘A’ in Fig. 3.10. The ‘S1’ and ‘S2’ show similar magnitudes and out 
of phase (~180º phase difference) at the stop-band frequency (~40 GHz). Also, Fig. 3.14 
shows the simulated magnitude and phase response of the combined signal (‘S1’ + ‘S2’) 
 
(a)       (b) 
Fig. 3.13.  (a) Simulated magnitude and (b) phase response of the ‘S1’ and ‘S2’ in Fig. 3.10. 
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at node ‘B’ from ‘A’ in Fig. 3.10, and it also shows one stop band and two pass bands. 
These results in Figs. 3.13 and 3.14 mean that the stop-band signals in the ‘S1’ and ‘S2’ 
meet together and cancel each other out at node ‘B’. Furthermore, Fig. 3.14 shows 
different magnitudes (also called gain) at the two pass bands from node ‘A’ to ‘B’, 
which it is due to inherent low-pass characteristics of the dual-band LC circuit.  
The foregoing discussion means that the majority of the stop-band signal and 
some of low frequency band signals including the first pass band at node ‘A’ flows into 
the dual-band LC circuit to node ‘B’ (‘S2’ in Fig. 3.10). On the other hand, most of the 
two pass-band signals and few of the stop-band signals and low frequency bands signals 
go through the transistors Q2 and Q3 (‘S1’ in Fig. 3.10). Thus, it can be seen that the stop 
band signals of ‘S1’ and ‘S2’ cancel out each other at node ‘B’, and the low-frequency 
 
Fig. 3.14.  Simulated magnitude and phase response of the combined signal (‘S1’+‘S2’) at both 
ends (nodes ‘A’ and ‘B’) of the dual-band LC circuit in Fig. 3.10 when the ‘S1’ and ‘S2’ meet. 
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signals including the first pass band of ‘S1’ and ‘S2’ also meet and some of them cancel 
out. As a result, lower gain at 24 GHz is obtained.  
Fig. 3.15 shows the simulated gain (S21) comparison of the proposed LNA with 
and without dual-band LC circuit. Since an amplifier normally has higher gain at a lower 
frequency such as 24 GHz than at higher frequency like 60 GHz because the maximum 
available gain decreases as the frequency increases [41], Fig. 3.15 shows that the LNA 
has higher gain at 24 GHz without dual-band LC circuit. With the proposed dual-band 
LC circuit, however, the LNA at low frequency bands including 24 GHz has lower gain 
compared to the gain at 60 GHz as shown in Fig. 3.14. As a result, similar gains at 24 
and 60 GHz are obtained as shown in Fig. 3.15. Fig. 3.15 shows the improved stop-band 
rejection by around 40 dB due to the dual-band LC circuit. To summarize, using the 
 
Fig. 3.15.  Simulated gain (S21) of the proposed LNA with and without the dual-band LC circuit. 
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proposed dual-band LC circuit, the LNA has improved stop-band rejection and the gain 
balance at 24 and 60 GHz is achieved.  
 
3.5 Simulation Results 
The concurrent dual-band LNA, whose photograph is shown in Fig. 3.16,  was 
designed and fabricated using 0.18-µm SiGe BiCMOS process [49]. All the inductors 
and inter-connection lines were designed using CPW structures and simulated using EM 
simulator IE3D [50]. The total chip sizes are 1150 µm × 580 µm including RF pads.  
 
Fig. 3.16. Microphotograph of the 24/60-GHz dual-band LNA. Locations for node ‘A’ and ‘B’ 
correspond to those in Fig. 3.10. 
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Fig. 3.17 shows the simulated results for gain, NF, return loss, and isolation. As 
can be seen in Fig. 3.17(a), the dual-band LNA exhibits simulated gains of 20.7 and 18.5 
dB at 24 and 60 GHz, and peak gains are 21 dB at 25 GHz and 21 dB at 63 GHz, 
respectively. The simulated stopband rejection ratio from the peak gain at 25 GHz to the 
 
(a)      (b) 
 
(c)      (d) 
Fig. 3.17. Simulated results for: (a) gain, (b) NF, (c) S11 and S22 and (d) isolation (S12). 
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attenuation at 40 GHz is 53 dB. The simulated 3-dB passbands are 21 – 29 and 59 – 65 
GHz.  
Fig. 3.17(b) shows the simulated NFs are 4.25 and 6.6 dB at 24 and 60 GHz, 
respectively. The simulated input and output return losses are more than 10 and 3 dB, 
respectively, as seen in Fig. 3.17(c), and the simulated reverse isolation remains more 
than 50 dB across the entire dual-band, as shown in Fig. 3.17(d). Fig. 3.18 shows the 
stability factors, which meet the necessary and sufficient conditions for unconditional 
stability (K > 1 and B1 > 0) as described in Sec. 3.1.2 [41]. Fig. 3.19 shows the simulated 
1-dB compression point (P1dB) for single-band modes at 24 GHz and 60 GHz.  The dual-
band LNA achieves input and output P1dBs of -21.5 and -1.8 dBm at 24 GHz, -19.5 and -
2 dBm at 60 GHz and the simulated input and output IP3s of -11.7 and 9 dBm at 24 GHz 
and -9.3 and 9.2 dBm at 60 GHz, respectively. It consumes 19.4 mW with a supply 
voltage of 1.8 V.  
 
Fig. 3.18. Simulated stability factors K and B1. 
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3.6 Summary 
Table 3.2 summarizes the simulated performances of the concurrent dual-band 
LNA and those of published concurrent dual-band LNAs. Considering that NF results of 
the developed dual-band LNA are the simulated ones, the LNA exhibits comparable NF 
performance compared to the dual-band LNAs reported in [51]–[54]. It also has the best 
gain flatness than the most of the reported dual-band LNAs in the 10- to 60-GHz 
frequency regime. Also, the developed tri-band LNA achieves the best stopband 
rejection ratios among the reported dual-band LNAs. Therefore, the proposed concurrent 
dual-band LNA can be a good candidate for a dual-band receiver operating at 
millimeter-wave frequencies.  
 
 
 
 
(a)      (b)  
Fig. 3.19. Simulated P1dBs at: (a) 24 GHz and (b) 60 GHz. 
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Table 3.2 
Performance Summary of the Developed Concurrent Dual-Band LNA and Existing Concurrent Dual-Band 
LNAs 
 
Ref Process 
Freq 
(GHz) 
Gain 
(dB) 
NF 
(dB) 
IIP3 
(dBm) 
S11 
(dB) 
Pass-band 
Gain Imbalance 
(dB) 
Stop-band 
Rejection Ratio 
(dB) 
Power 
(mW) 
Area 
(mm2) 
[51] 
0.18-µm 
CMOS 
18 9.2 5.7 -2 -23 
2.8 9 8 0.33 
24.5 12 6.4 -3 -24 
[52] 
0.13-µm 
CMOS 
10 25.3 5.3 N/A -24.4 
13.2 44 12 1.14 
24 12.1 10.4 N/A -17.9 
[53] 
65-nm 
CMOS 
24 15.9 5.5 N/A N/A 
4.6 32 85 0.6 
60 11.3 7.4 N/A N/A 
[54] 
0.18-µm 
SiGe 
BiCMOS 
24 21.9 5.1 -10.4 <-10 
5.3 22 - 0.19 
35 16.6 7.2 -8.3 <-10 
*This 
Work 
0.18-µm 
SiGe 
BiCMOS 
24 20.7 4.25 -11.7 <-10 
1.9 53 19.4 0.67 
60 18.8 6.6 -9.3 <-10 
*Results are simulated results. 
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CHAPTER IV 
DESIGN OF A SIGE BICMOS CONCURRENT DUAL-BAND FRONT-END 
MODULE 
 
4.1 Introduction 
An RF front end module (FEM) is part of an RF receiver-transmitter or 
transceiver subsystem, and it consists of components between the antenna and base-band 
subsystem. As the components in the RF transceiver, the noise figure, insertion loss, 
isolation, power handling capability and nonlinearity of the FEM are important factors to 
determine the performance of the entire RF system [55], [56].  
In this chapter, a 24/60-GHz concurrent dual-band FEM consisting of a dual-
band T/R switch, a dual-band LNA and dual-band PA, and they are fully integrated 
using 0.18-µm SiGe BiCMOS process. 
 
4.2 Design of a Concurrent Dual-Band Front-End Module (FEM) 
The proposed concurrent dual-band FEM consists of the 24/60-GHz dual-band 
antenna, five-port T/R switch, two LNAs, and one PA as shown in Fig. 4.1. Each 
component operates at 24 and 60 GHz bands concurrently. In view of system’s total size, 
even though the positions of LNA and PA are interchangeable in the FEM, the 
configuration consisting of one PA and two LNAs can have an advantage of size than 
that consisting of two PAs and one LNA because the size of PA is normally much larger 
than that of LNA. The FEM can be employed for applications involving dual-
 128 
 
 
polarization (left- and right-handed circularly polarization). Dual polarization can lead to 
enhancement of isolation between two signals due to the orthogonal characteristic of 
dual polarized signals [9].  As the components of the FEM, the T/R switch described in 
Sec. 2.3 and the LNA described in Chapter III are employed. The PA [57] was designed 
by our laboratory’s colleague, and it was integrated with others. The antenna has been 
designed but not been fabricated yet.  
Fig. 4.2 shows the conceptual antenna structure, and it is designed as a two-port 
concurrent dual-band multi-layered aperture coupled microstrip antenna operating in 
both transmitting and receiving modes. Two ports generate right- and left-handed 
circularly polarized (RHCP and LHCP) signals. To achieve a dual circular polarization, 
the feed-line structures from each port generate 90º phase difference between x-axis and 
y-axis components from ports 1 and 2 as shown in Fig. 4.2(a). For instance, the y-axis 
component of signals from port 1 are 90º phase leading, on the other hand, the x-axis 
 
Fig. 4.1.  Block diagram of the 24/60-GHz concurrent dual-band front-end module (FEM). 
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3
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component of signals from port 2 are 90º phase leading.  Thus, LHCP and RHCP signals 
are radiated at ports 1 and 2, respectively. To operate at dual-band frequency, two 
patches operating at separate operating frequencies are considered and feed-line 
structures are identical to the structure presented in Fig. 4.2(a). Fig. 4.2(b) shows the 
entire conceptual dual-band antenna structure, and ports 1 and 2 operate at the dual 
frequency simultaneously. 
Fig. 4.3 shows a microphotograph of the proposed FEM fabricated using 0.18-
µm SiGe BiCMOS process [52]. All the inductors and inter-connection lines were 
designed using a CPW structure and simulated using EM simulator IE3D [53]. The total 
chip sizes are around 4073 µm × 3215 µm including all the RF and DC pads. The 
circuits ‘A’, ‘B’ and ‘C’ marked in Fig 4.2.3 are the T/R switch, LNA and PA, 
 
(a)       (b) 
Fig. 4.2.  Conceptual antenna structures of dual-polarized circular antenna for: (a) single-
frequency band and (b) dual-frequency bands. 
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respectively, and the port numbers correspond to those in Fig. 4.1. Since each port of all 
the components is designed with 50-Ω terminations, additional matching networks 
between them are not necessary. The PA is designed with the combined 24-GHz (‘C1’ in 
Fig. 4.3), 60-GHz PAs (‘C2’ in Fig. 4.3) and two 24/60-GHz duplexer (‘C3’ in Fig. 4.3), 
 
Fig. 4.3.  Microphotograph of the proposed 24/60-GHz concurrent dual-band FEM. Port 
numbers correspond to those in Fig. 4.1.  
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and it has concurrent dual-band characteristic. Fig. 4.4 shows the simulated gain, return 
losses, P1dBs and Pout of the 24/60-GHz concurrent dual-band PA.  
The 24/60-GHz PA exhibits simulated gains of 27 and 7.4 dB at 24 and 60 GHz 
including two 24/60-GHz diplexers (each having the simulated insertion losses of around  
8 dB at 24 and 60 GHz) at the input and output of the PA in Fig. 4.3. Fig. 4.4(c) and (d) 
 
(a)      (b) 
 
(c)      (d) 
Fig. 4.4. Simulated results of the 24/60-GHz concurrent dual-band PA [57] for: (a) power gain, 
(b) input and output return losses, (c) P1dB and Pout at 24 GHz, and (d) P1dB and Pout at 60 GHz. 
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shows the simulated input and output P1dBs of -17.2 and 8.8 dBm at 24 GHz, and 3.8 and 
10.2 dBm at 60 GHz, respectively. The simulated saturated output powers (Pout) are 12.3 
dBm at 24 GHz and 13.8 dBm at 60 GHz, respectively.  
 
4.3 Simulation Results 
The FEM works in separate receiving (RX) and transmitting (TX) operations, 
and it is applicable to a Time Division Duplexing (TDD) system. The bias setup for each 
operation is listed in Table 4.1. Simulated results for each operation of the FEM are as 
follows.  
 
4.3.1 Receiving (RX) Operation 
Receiving operation is conducted in the reception path (T/R switch and LNA). 
Fig. 4.5 shows the simulated results of the FEM in the receiving operation for gain, NF, 
return losses, and TX–RX isolation. The FEM exhibits the simulated gains (insertion loss 
of T/R switch + gain of the LNA) of 16.7 and 12.9 dB at 24 and 60 GHz, and peak gains 
are 16.8 dB at 24.4 GHz and 17.2 dB at 64.3 GHz, respectively. The simulated stop-band 
Table 4.1 
DC Bias Setup for Receiving and Transmitting Operations 
Pin No. 
1 2 3 4 5 6 7 8 9 10 11 12 
PA 
60 
VB2 
PA 
60 
VB1 
PA 
60 
VCC 
PA 
24 
VBB1 
PA 
24 
VBB2 
PA 
24 
VCC 
SW 
VDD 
SW 
VT 
SW 
VR 
SW 
VA 
LNA 
VBE 
LNA 
VCC 
RX 
Operation  
0 V 0 V 0 V 0 V 0 V 0 V 
1.8
V 
1.8
V 
0 V 0 V 
0.87 
V 
1.8V 
TX 
Operation  
2V 1 V 2 V 1 V 2 V 2 V 0 V 0 V 
1.8 
V 
0 V 0 V 0 V 
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rejection ratio from the peak gain at 64.3 GHz to the loss at 40.7 GHz is around 100 dB. 
The simulated 3-dB passbands are 20.6–27.5 and 61–66.7 GHz. Fig. 4.5(b) shows the 
simulated NFs are 8.14 and 11.38 dB at 24 and 60 GHz, respectively. The simulated 
input and output return losses are more than 10 and 5 dB, respectively, as seen in Fig. 
4.5(c), and the simulated TX Port–RX port isolation (Port 2 to Port 3 in Fig. 4.3) remains 
 
(a)      (b) 
 
(c)      (d) 
Fig. 4.5. Simulated results of the FEM in the receiving operation for: (a) gain (S32), (b) NF, (c) 
S11 and S22 and (d) TX–RX isolation (S13). Port numbers correspond to those in Fig. 4.3. 
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more than 90 dB across the entire dual-band, as shown in Fig. 4.5(d). Fig. 4.6 shows the 
simulated 1-dB compression point (P1dB) of the FEM in the receiving operation at 24 
GHz and 60 GHz. The dual-band LNA achieves the input and output P1dBs of -17.66 and 
-1.7 dBm at 24 GHz, -15.4 and -1.79 dBm at 60 GHz. And, the simulated input and 
output third-order intercept points (IP3) for single-band modes with the two tones spaced 
1 MHz apart are -11.7 and 9 dBm at 24 GHz and -9.3 and 9.2 dBm at 60 GHz, 
respectively. 
 
4.3.2 Transmitting (TX) Operation 
Transmitting operation is conducted in the transmission path (T/R switch and 
PA). Fig. 4.7 shows the simulated results of the FEM in transmitting operation for gain, 
return loss, and isolation. In Fig. 4.7(a), the FEM presents simulated gains of 22 at 24 
GHz and 1.8 dB at 60 GHz, respectively. The simulated stopband rejection ratio from 
 
(a)      (b)  
Fig. 4.6. Simulated input and output P1dBs at: (a) 24 GHz and (b) 60 GHz. 
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the peak gain at 22 GHz to the loss at 40.5 GHz is around 118 dB. The simulated 3-dB 
passbands are 19.7–26.4 and 55.9–63.5 GHz. The simulated input and output return 
losses are more than 10 dB at 24 and 60 GHz, respectively, as seen in Fig. 4.7(b), and 
the simulated TX–RX port isolation (Port 3 to Port 2 in Fig. 4.3) is more than 43 dB across 
 
(a)      (b) 
 
(c) 
Fig. 4.7. Simulated results of the FEM in transmitting operation for: (a) power gain (S13), (b) 
input and output return losses, and (c) TX–RX isolation (S23). 
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the entire dual-band, as shown in Fig. 4.7(c). Fig. 4.8 shows the simulated P1dB of the 
FEM in the transmitting operation for single-band modes.  
The dual-band LNA achieves input and output P1dBs of -17.3 and 3.8 dBm at 24 GHz, 
3.4 and 4.3 dBm at 60 GHz, and input and output IP3s of -11.7 and 9 dBm at 24 GHz 
and -3 and 9.2 dBm at 60 GHz, respectively, with the two tones spaced 1 MHz apart at 
24 GHz and 60 GHz. The saturated output powers (Pout) are 7.4 and 8 dBm at 24 and 60 
GHz, respectively.  
 
4.4 Summary 
A fully integrated 24/60-GHz concurrent dual-band front-end module (FEM) 
consisting of the dual-band T/R switch, dual-band LNA and dual-band PA has been 
proposed. Simulated result summaries are listed in Table 4.2. Since all the components 
of the FEM have a concurrent dual-band characteristic, a distinctive dual-band 
 
(a)      (b)  
Fig. 4.8. Simulated input and output P1dBs and Pout of the FEM in the transmitting operation at: 
(a) 24 GHz and (b) 60 GHz. 
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characteristic, very high stop-band, and out of band rejection are shown in both of the 
RX and TX operations. For example, as locating image signal’s frequency at stop-band 
frequency using proper LO frequency in view of receiver system configuration, the 
image signal can be attenuated by the very high stop-band rejection. Thus, potential 
image signal problem can be solved in a RX operation. And also, high stop-band and out 
of band rejection can lead to attenuation of the harmonic elements of two pass-band 
signals; thus, nonlinearity problem can be improved in the TX operation. Therefore, the 
FEM can be good candidate for multi-band communication systems like phased array 
and RFID reader systems.  
 
 
 
 
 
 
 
Table 4.2 
Simulated Performance Summary of the 24/60-GHz Concurrent Dual-Band Front-End Module (FEM) 
 
 24 GHz Band 60 GHz Band  
RX 
Operatio
n 
Gain 
(dB) 
NF 
(dB) 
TX–RX 
ISO  
(dB) 
IP1dB 
/OP1dB 
(dBm) 
Gain 
(dB) 
NF 
(dB) 
TX–RX 
ISO  
(dB 
IP1dB 
/OP1dB 
(dBm) 
Stop
Band
Rej. 
(dB) 
16.7 8.14 90 
-17.66 
/-1.7 
12.9 11.38 102 
-15.4 
/-1.79 
100 
TX 
Operatio
n 
Gain 
(dB) 
Pout 
(dBm) 
TX–RX 
ISO 
(dB) 
IP1dB 
/OP1dB 
(dBm) 
Gain 
(dB) 
Pout 
(dBm) 
TX–RX 
ISO 
(dB) 
IP1dB 
/OP1dB 
(dBm) 
Stop
Band
Rej. 
(dB) 
22 7.4 42 
-17.3 
/3.8 
1.8 8 64 
3.4 
/4.3 
118 
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CHAPTER V 
SUMMARY AND CONCLUSION 
 
This dissertation presents the research of concurrent dual-band RF switches, 
LNAs and front-end modules for communication and sensing systems such as phased 
array, radar and RFID reader systems using two ISM bands around 24 and 60 GHz. They 
are fully integrated using a 0.18-µm SiGe BiCMOS process and they are implemented 
using different techniques to achieve the dual-band characteristics. 
 
5.1 Dissertation Summary 
Chapter II introduces four different dual-band SPDT and T/R switches (Designs 
1, 2, 3 and 4) with dual-band band-pass filtering functions that the conventional RF 
switches do not have. The proposed switches show not only switching but also band-
pass filtering functions. 
Design 1 presents a new dual-band T/R switch having a band-pass filtering 
function working concurrently at 35.5–43.7 GHz and 56.5–63 GHz. The developed 
switch has multiple ports, with each port handling a dual-band signal concurrently, and a 
high isolation (more than 50 dB over two pass bands) between ports, which making it 
attractive for the use of the dual-band RF systems. It is also demanded in systems having 
multi-port and dual-band concurrent operation with band-pass filtering and high 
isolation. The switch is designed based on the 3
rd
 dual-band band-pass filter with its 
capacitors replaced with a shunt nMOS transistor for switching function. 
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Design 2 describes a new CMOS concurrent 24/60-GHz T/R switch having dual-
bandpass filtering function. The switch is implemented with dual-band quarter-
wavelength LC networks and dual-band resonators with their capacitor replaced with 
shunt nMOS transistor. On/off states of the switch are determined through a quarter-
wavelength characteristic of the dual-band LC network and off/on states of the shunt 
transistor. The developed T/R switch has multiple ports, with each port being capable of 
handling dual bands concurrently, making it attractive for the use in multi-band RF 
systems, and it is demanded by the multi-port and multi-band concurrent operation with 
band-pass filtering function.  
Design 3 shows new 24/60-GHz dual-band SPDT and T/R switch architectures 
having band-pass filtering function. The switch is based on 2
nd
 order band-pass filter. 
The dual-band band-pass filtering SPDT can operate in single-band mode at 24 or 60 
GHz as well as concurrent dual-band modes at 24 and 60 GHz. The dual-band band-pass 
filtering T/R switch’s operation is more versatile, and it can be used for various 
individual and concurrent switching functions. It can operate in single-band transmitting 
or receiving mode at 24 and 60 GHz, and concurrent dual-band transmission or reception 
at 24 and 60 GHz. It can work completely in concurrent modes including single-band 
concurrent transmission and reception at 24 or 60 GHz and dual-band concurrent 
transmission and reception at 24 and 60 GHz. The developed T/R switch makes it 
possible simultaneous transmissions and receptions with a single antenna, which is 
desirable in RF systems yet not feasible with conventional T/R switches.  
Design 4 explains a new concurrent dual-band CMOS SPDT switch operating 
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over two distinctive wide bands around 24 and 60 GHz. In case of on-state of the switch, 
the SPDT switch is equivalent to a dual-band resonator. The concurrent dual-wideband 
SPDT switch has a decent insertion loss, compact size, and good power handling 
capability. 
Chapter III presents a development of a concurrent dual-band LNA operating at 
24 and 60 GHz bands. To achieve dual-band characteristic, a dual-band quarter-
wavelength LC circuit has been proposed. It shows a quarter-wavelength characteristic 
at two pass bands and dual band performance, when it is connected to ground in parallel. 
And, it is connected to cascode nodes of 1
st
 and 2
nd
 stage of the LNA. With the dual-
band LC circuit, two pass-band signals are amplified and stop-band signals are 
attenuated. Moreover, as a gain imbalance decreases, a high stop-band rejection is 
achieved. 
Chapter IV depicts the concurrent dual-band front-end module (FEM) consisting 
of the designed concurrent dual-band T/R switch, LNA and PA. The FEM shows 
distinctive dual-band characteristics in view of gain, return loss and noise figure in the 
receiving (RX) and transmitting (TX) operations. The FEM shows high TX–RX port 
isolation (gain–isolation ratio) of over 60 dB in RX and TX operations. Furthermore, the 
FEM shows very high stop-band rejection and out of band rejection ratio over 100 dB, 
and it can potentially help to reduce the image signal problem that is one of the 
receiver’s problems, and the nonlinearity problem can be also be improved in the 
transmitter. 
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5.2 Recommendations for Future Work 
Even though the proposed millimeter-wave switches show a good dual-band 
characteristic, isolation and power handling capability, additional works are still 
remained to improve the performance of the proposed switch. The proposed switches do 
not have low insertion losses. Insertion loss of the switch directly influences the 
receiver’s total noise figure. This problem, however, can be alleviated in view of system 
architecture. One possible suggestion is that, a bidirectional amplifier (PA/LNA) can be 
placed between the antenna and the RF switch. In this configuration, the influence on the 
noise of the switch’s high insertion loss decreases due to the gain of the amplifier. 
Nevertheless, the development of multiband switches having not only a multi-band 
filtering function but also lower insertion loss is still left as open to more research. 
Due to the high insertion loss of the proposed switch, the proposed FEM does not 
also show a good noise figure. This, however, can also be overcome with a system 
architecture mentioned above. With low NF, the proposed concurrent dual-band FEM 
would be used for numerous multi-functional applications such as short- and long-range 
high-data-rate communications, sensing, imaging, radar and RFID systems.  
In conclusion, this research and study have shown the depth of this subject, and 
they also open up great possibilities of further research and development to be done in 
future in the area of multi-band integrated communication and sensing systems. 
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